
COMPUTER AIDED VERIFICATION OF LOGICAL DESIGN OF PROCESS CONTROL RELAY SWITCHING CIRCUITS

P C DIXIT



COMPUTER SCIENCE PROGRAMME
TUTE OF TECHNOLOGY KANPUR
JULY 1976

COMPUTER AIDED VERIFICATION OF LOGICAL DESIGN OF PROCESS CONTROL RELAY SWITCHING CIRCUITS

A Thesis Submitted

in Partial Fulfilment of the Requirements
for the Degree of

MASTER OF TECHNOLOGY


P C DIXIT

to the

COMPUTER SCIENCE PROGRAMME
INDIAN INSTITUTE OF TECHNOLOGY KANPUR
JULY 1976

No. - 46805

0 AUG 1976 CSP-1979-M-DIX-COM



CERTIFICATE

This is to certify that the thesis entitled,
COMPUTER AIDED VERIFICATION OF LOGICAL DESIGN OF
PROCESS COUTROL RELAY SWITCHING CIRCUITS is a record
of the work carried out under my supervision and that
it has not been submitted elsewhere for a degree

Kanpur July 1976 V Rajaraman Professor and Convener Computer Science Program

INDIAN INSTITUTE OF TECHNOLOGY, KANPUR

POST GRADANII OFFICE
This thesis has been pipe ed
for the two control of
the form of the form
regulations of the tolers
In mute of Lecturity and in
the distribution of the form
the form of the form of the form of the form
the form of the form of the form of the form
the form of the form of the form of the form of the form
the form of the form of the

ACKNOWLEDGEMENTS

I am deeply indebted to Professor V Rajaraman for his continued guidance, supervision and encouragement throughout this work

I would like to express my gratitude to the Power Projects Engineering Division, Department of Atomic Energy, Bombay for sponsoring me for the studies here. I am particularly grateful to Sarvasri B S Prabhakar and M M L Gulati for their appreciation of the present work and their encouragements

I am also very grateful to Dr R M K Sinha, Sarvasri S Kapoor, M S Krishnamoorthy, V M Mehrotra, Ineut N C Sarangi, Sri M H Shah and Sri Sudhir K Shukla for their help and cooperation.

Thanks are also due to Sri H K Nathani for an excellent job in typing and to Sri H S Tewari for a fine job in cyclostyling

Finally, I wish to thank my wife, Bindu, for her help and understanding

- PC Dixit

Kanpur July 1976

CONTENTS

Chapter l	IN 'C > ODUC TI ON	1
2 1 2 2 2 3 2 4	RELAY LOCIC CIRCUITS Introduction Symbols Examples of Relay Circuits Cycling Pelay Circuit Model States of Elements and the Circuit	6 6 12 18 18
Chapter 3	DATA STRUCTURE	24
	Introduction Representation of Relay Circuit Data Cards	24 24 28
Chapter 4	IMPLEMENTATION DETAILS	34
4 1 4 2 4 3 4 4	Introduction Overview of the Algorithm The Algorithm Diagnosis Description of Arrays Used in the Program Subroutines Memory Requirements	34 34 35 40 41 45
Chapter 5	CONCLUSIONS	52
	Results and Summary of the Work Scope for Future Work	52 54
	REFERENCES	
	APPENDIX - A APPENDIX - B	55 5 7

ABSTRACT

Whether a given relay logic circuit meets the desired operating sequence can be verified by constructing a table in which status of all the contacts and relay coils is shown against successive input conditions and the status of outputs thus derived from the status of contacts. However, in the case of large and complex relay logic circuits, with added complexity due to the considerations of the time-delays associated with the operation of some of the relays, the task of constructing such tables is extremely tedious and prone to error

As an alternative method a computer program has been developed for analysing relay switching circuits used in Process Control applications, with the following features

- (1) It requires very little user effort in coding the relay logic circuit
- (2) It provides diagnostic and in case of any error in the design of relay circuit is detected.
- (3) It provides easily digestable print-outs in the form of tables, explanatory messages, etc.

CHAPTER 1

INTRODUCTION

Although there is an increasing use of computers, particularly mini-computers, in all the areas of industrial control, but still there is a large class of production machines and processes where these computers are not cost effective. This class includes automatic tube welding machines, gear grinders, chemical batch processes, petro-chemicals, small automatic telephone exchanges, etc. To site an example, almost all the nuclear power plants built until 1970 and most of those being built currently employ electro-mechanical relays for switching. Use of digital computers for on-line control of nuclear power plants is still in experimental phase.

The machines and processes cited above are still commonly controlled by electro-mechanical relays. Inputs to the relay system come from push-buttons, multi-position switches, relay contacts, limit switches and other process-controlled switches such as pressure switches, temperature switches, etc. Outputs direct power to motors, solenoids, signal lights, etc. The internal wiring of the contacts of relays embodies the desired operating sequence.

Whether a given relay logic circuit meets the desired operating sequence can be verified by constructing a function table in which status of all the contacts and relay coils is shown against successive input conditions and the status of outputs thus derived from the status of contacts. However, in the case of large and complex relay logic circuits having large number of relays and contacts, with added complexity due to considerations of pick-up and drop-out delays associated with some of the relays, the task of constructing such function-tables is extremely tedious, time consuming and prone to errors

Any error in the design (in this thesis word design will be used to mean logical design) of relay circuits, generally comes to notice at the time of commissioning of the system. A circuit operation which isonot consistent with the desired operating sequence can be due to

- [a] an error in the logical design
- [b] an error in the engineering design
- [c] an error in the assembly (wiring of relay coils and contacts) of the circuit
- [d] an error in the external connections to the input contacts or outputs.

Thus the task of determining the cause of error is aggravated by these factors. The first and the most important is, of course, an error in logical design. If the design of the logic circuit can be proved in advance commissioning delays can be reduced. In applications such as nuclear power plants where there are a large number of such relay-logic circuits, the saving in commissioning time will be well worth the effort in proving the design in advance.

Thus we see that (a) proving the design of a relay circuit before it is wired is very much useful,

(b) proving the design by a function table is not always satisfactory

Accordingly it was felt that a program should be developed with the following objectives

- 1 It should be able to verify the logical design of relay circuits employed in process-control applications
- 2 It should require minimum of user effort in the preparation of data-cards
- 3 It should provide diagnostic aid in case any error in the design of the relay circuit is detected
- 4 It should provide easily digestable printouts in the form of tables, explanatory messages, etc.

The second point (2) was very important, since if the procedure for preparation of data cards were complex, the advantages of the program compared to the function table will be neutrialized by the effort to code the circuit Also, it will, then, be prone to error

A program has been developed for verifying the design of relay-circuits having a maximum of 90 elements and other specifications in Appendix - A Procedure for preparing data cards is very simple and, as such, data can be prepared by a draftsman and results presented to the designer

With this brief first chapter introducing the subject, this thesis has been arranged into following 5 chapters, and two appendices

The Chapter 2 introduces some representative relay logic circuits. There we arrive at a general model which will meet most of the process control applications

Chapter 3 describes the data structure and various fields on the data cards This information is a pre-requisite to Chapter 4

Chapter 4 describes in detail the algorithm employed for verification of design of a relay circuit

In Chapter 5 conclusions of the work and scope for future work are presented

Appendix A lists the specifications of the relay circuits which can be analyzed by the program

Appendix B is the User's Manual This manual explains, with examples, preparation of data cards, precautions, interpretation of print-outs, simulation of faults, etc

CHAPTER 2

RELAY LOGIC CIRCUITS

2 O INTRODUCTION

Before we develop a procedure for the verification of the design of relay logic circuits, we must be familiar with the symbols and operation of various elements used in such circuits. Following the explanation of symbols and operation of the elements, we will describe some relay circuits to illustrate the concepts. Then we will describe the general model and states of a relay circuit.

2 l SYMBOLS

A host of symbols or pictures are used in the industry and literature for relays, their contacts, manually operated switches, signal lights, etc. A brief description of various such elements is given below. Symbols are shown in Figure 1. Equivalent symbols in any standard such as JIC (Joint Industry Conference), NARM (National Association of Relay Manufacturers), ISA (Instrument Society of America), etc., can be worked-out from these descriptions

2 1 1 Relay The relay considered in this thesis is one which has two terminals for the supply of electrical power to energize it. When current flows through

these two terminals the relay picks-up, else it is in dropped-out state

Relays are of two types The no-delay relays (NDR's) are the relays which pick-up and drop-out immediately on application of power or its withdrawal. The time delay relays (= TDR's) are the relays which, on application of power, pick-up only after a lapse of a fixed time called pick-up delay, and/or drop-out, on withdrawal of power, only ifter a lapse of a fixed time called its drop-out delay. The delays associated with a TDR are written on a side of its symbol

In this thesis, relays will be labelled as R followed by an identification number, e.g., R105, RAX. RA. etc

2 1 2 Relay Contacts Various forms of the relay contacts are as follows

FORM A Also known as normally open (=No)

contact is open when relay is in dropped-out state

It is closed (= conducting) when the relay is in picked up state

FORM B Also known as normally closed (=NC) is closed when relay is in dropped-out state. It is open when relay is in picked-up state. Thus, form B is logical compliment of Form A.

FORM C This is a transfer contact of the break before make type. It is equivalent to, and is shown as such, two contacts, as shown in Figure 1. The part which is normally open is called Part A, and the other is called Part B. When the relay picks—up, first the Part B opens, then the Part A closes. Thus for a brief interval, both the parts A and B are open. Similarly when the relay drops, both the parts are open for a brief interval.

FORM D This is similar to Form C except that it is a continuity transfer contact. During the transition, both the Parts A and B are closed

Contact Labels Contacts will be labelled with their relays as pre-fix, and a serial number as suffix For example R1 - 1 is the contact number 1 of relay R1

	Name of the Elament	Symbol
YS	Rolay	R
RELAYS	Time Delay Relay	R 1 5 slow to drop

Figure 1 (continued)

	Name of the Element	Symbol
	Normally Open (=NO) or Form A Contact	1
acts	Normally Closed (=NC) or Form B Contact	**
relay contacts	Form C Contact	_A
	Form D Contact	D + B
ďΩ	Push button, spring return, contact closed when pushed	J
manually operated switches	Push button, spring return, contact open when pushed	
	Push button, spring return, Form C contact	
	Switch (lever), 2 position SPDT, no spring return (transfer is break before ma	ıke)
	Switch (lever), 2 position SPDT, no spring return (with a make before break transfer)	- Q D-

Figure 1 (continued)

Market State Control of the St	Name of the Element	Symbol
process controlled contacts	Any process controlled contact is shown as a normally open or (arbitrarily) a closed contact enclosed in a circle, with its actual operation described by the side of the symbol	PS-37 opens at high pre-ssure
pro		closes et 510°C
7D	Solenoid	3 sv
output devices	Light (Electric Bulb)	LT
	Motor	М
MATTER TO SEE STATE OF THE SECOND SEC	Any other output dcvace	\Diamond
-aneous	Resistor	RS
mlscellaneous	Diode	Cathode

Figure 1

- 2 1 3 Manually Controlled Contacts Manually controlled contacts are the contacts of push buttons, lewer switches, knife switches, rotary switches, key switches, plug and jack combinations, etc. Some representative ones are shown in Figure 1. They are listed and described in many catalogs and technical advertisements and no attempt will be made here to present particular descriptions or details. Of interest to us is the state (open or closed) of the manually controlled contact and not the mechanism of its actuation
- 2 1 4 Process Control Contact These are the contacts which are actuated by the process These include pressure switch, flow switch, level switch, temperature switch, etc. These will be shown, arbitrarily, as an open or closed contact, enclosed in a circle. Actual operation of the contact will be written by the side of the symbol.
- 2 1 5 Input Contacts A contact which is not a contact of any of the relays in the circuit is an input contact for the circuit. These are manually controlled contacts, process control contacts and contacts of any relays not shown in the circuit

- 2 1 6 <u>Output Devices</u> These are solenoids, electric bulbs (lights), motors, etc. These are not sensitive to the direction of flow of current through them
- 2 1 7 Resistor In relay logic circuits, resistors are generally employed for limiting current under certain conditions
- 2 1 8 <u>Diodes</u> Diodes are sometimes employed to obtain unilateral conductance Their symbol is shown in Figure 1

2 2 EXAMPLES OF RELAY CIRCUITS

Relay switching circuits are asynchronous sequential circuits (Kohavi, Chapter 11) We will now describe some relay circuits

Example No 1

This has been taken from the book by Kohavi,
Chapter 11 The circuit is shown in Figure 2

It has two input contacts Xl and X2 The output device to be controlled is a light LT — Its intended operation is as follows

Initial inputs are X1=0 (i.e, open), X2=0

The LT is to be ON (=1) if and only if both X1 and

X2 are 1, and the preceding input were X1=0, X2=1

If the circuit were correctly designed, on the application of the following input sequence we should




Figure 2




Figure 3

get the output sequence as shown against input condi-

Inputs		Output
Xl	Xl X2	LT
0 0 0 0 1 1 0 1 0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	0 0 0 0 0 0

To verify the design, we will draw a function table. It is seen from the function table drawn below, that this circuit meets the specified output sequence

	Inp	uts		Relays	and		contac				Out
	Xl	X2	Rl,	R1-1,	R2,	R2-1,	R2-2,	R3,	R3-1,	R3-2	put
/ \		_	_					_		_	LΨ
(1)	0	0	0	0	0	1.	0	0	0	1	O
(2)	0	1	0	Q	1	0	1	0	0	1	0
(3)	0	0	0	0	0	1	0	0	0	l	0
(4)	l	0	1	1	0	1	0	1	1	0	0
(5)	1	1	1	1	1	0	1	1	l	0	Q
(6)	0	l	0	0	1	0	l	0	0	l	0
(7)	l	1	1	l	1	0	1	0	0	l	1
(8)	0	1	0	1	1	0	1	Ö	Ō	l	Ó

Example No. 2

This example shows the special considerations that are involved in the use of transfer contacts. The circuit for this example is shown in Figure 3. Its operation is as follows. Under normal operating conditions the line transfer switch LTS is at position L1 and the motor gets power through the contact R1-1B. However, when some maintenance work is to be done in line LINE1, the

motor is switched to the alternative supply line LINE2 This is achieved by putting the switch LTS to rposition L2

If it were required that the power to the motor should not be interrupted even memontarily while switching supply from LINEl to LINE2 and vice versa, it will be seen that this circuit will not meet the This is because while transferring, requirement momentarily both R1-1A and R1-1B are open In this case using Form D contacts will meet the requirements In some other applications form D will not meet the requirements and Form C would be used The point to remember while using a transfer contact is the transitory state (0,0) or (1,1) of these contacts *

Example No 3

Circuit for this example is shown in Figure 4 This example illustrates the operation of TDR's This also illustrates the fact that in case of the circuits having TDR's, state of the circuit depends not only the sequence of inputs but may also depend on the precise moments of occurrence of the input status changes

The process requirements are that on occurrence of a trip the dump valve should open fully within 0 8 Reclosure of dump valve, on clearance of the trip, should be prohibited if the dump valve had not

opened within 0 8 seconds The circuit in Figure 4 provides for the above process requirements. The dump valve (not shown in the figure) is operated by SV

Under normal plant operating conditions, TRIPS=1, R2=1, R3=1 (to start with RESET 1 pressed momentarily which makes R3=1 Subsequently when RESET is released, R3 remains energized through its own contact R3-1)

Following occurrence of a trip (TRIPS=0), if
LIMS closes before R2-1 opens (i.e., if LIMS closes
within 0.8 seconds), R3 remains energized and hence
R3-2 remains closed Later when TRIPS=1, the SV gets
energized and dump valve closes. However, on occurrence
of trip if R2-1 had opened before the LIMS closed
(i.e., LIMS closed after 0.8 seconds) then the R3
gets de-energized and later when TRIPS=1, R3 does
not pick-up since both R3-1 and RESET are 0. Thus
reclosure is prohibited. To re-close the dump-valve,
then, the RLSET is pressed when TRIPS = 1.

Thus it is seen that not only the closure but also the precise moment of closure of LIMS is important in determining the resultant state of the circuit




Figure 4




Figure 5

2 3 CYCLING

Under certain input conditions a relay circuit may exhibit cycling 1 e , if left with those input conditions, it never attains a steady state. Instead it goes through a sequence of states repeatedly for ever. One such circuit is shown in Figure 5. When the HS is in position ON, this circuit exhibits cycling. In such cases, the circuit state in response to any subsequent changes in the input states, may be indeterministic. The program detects the setting in of any cycling in the circuit under any input conditions. Further processing is, then, terminated with a message

2 4 RELAY CIRCUIT MODFL

The general model of the relay circuit is shown in Figure 6 The three blocks in this model have already been described in Section 2 1

2 5 STATES OF THE ELEMENTS AND THE CIRCUIT

2,5 1 States of the Elements

Contacts A contact can have only two states
When it is closed (i.e. conducting) it is said to be
in State 1. When it is open, it is said to be in
State 0

Relays When a relay is in dropped out state, it is said to be in State 0 When a relay is in picked up state its state is 1

States 2 and 3 apply only to the relays having any transfer contacts These are as follows

A relay having transfer contacts is said to be in State 2 when it has been energized from its dropped out state, but its transfer contacts are in transistory phase. It is said to be in State 3 when it has been de-energized from a picked-up state, but its transfer contacts are in transistory phase.

If a relay is a TDR, it can have two more states which are as follows

A TDR is said to be in State 8 when it has been energized from a dropped out state, but it is timing out its pick up delay. Similarly it is said to be in State 9, when it has been de-energized from a picked up state, but it is timing its drop-out delay.

The relation between the states of a relay and its contacts is shown in the Table 1

TABLE 1

والمقاولة والمقاهد والمساوات القافلين والمسهولة المهاولية والمساوات والمساوات والمساوات والمساوية والمهاو	Corresp	onding S	tate of	its Contacts
State of the relay	Form A	Form B	Form C -A, -B	Form D -A, -B
0 2 1 3 8 9	0 1 0 0	1 0 0 1 1	0,1 0,0 1,0 0,0 0,1 1,0	0,1 1,1 1,0 1,1 0,1




Figure6 Relay Circuit Model

Output Devices An output device is said to be in State O if current is not passing through it. It is said to be in State 1 if current is passing through it.

2 6 STATES OF A RELAY CIRCUIT

State of a relay circuit at any instant of time is defined by the states of all the elements in the circuit A circuit goes from one state to another (next) state by a change in the state of one or more of its elements. A circuit is, at any instant of time, in one of the following states

- 2 6 1 Steady State A circuit is said to be in steady state when the state of none of its clements will change with time, unless a change in the state of one or more inputs occurs
- 2 6 2 Quasi Steady State This state can occur only in circuits having TDR's A circuit is said to be in quasi-steady state, if the state will change even if none of the input states change, only when some TDR times out
- 2 6 3 Transient State A circuit is said to be in a transient state if the state will change with time even if there is no change in the states of the inputs, and (if there are any TDR's in the circuit) even if no TDR's are in timing phase

Each transient state lasts for about 15 milliseconds Successive transient states occur for two reasons

- (1) inherent delay in the operation (picking up or dropping out) of no-delay relays
- (11) transistory state (0,0 or 1,1) of transfer contacts

Although we have defined NDR's as those which operate immediately, in actual practice a small amount of time t of the order of 15 milliseconds is required for even the no-delay relay to operate. This, as will be shown by an example below, leads to transient states of the circuit

2 6.4 An Example for the States of a Rolay Circuit

The circuit is shown in Figure 7 Initially TS is set to 1 (closed) and power switch is turned on at t=0 Various states through which the circuit moves to a steady state are as follows Λ dash (-) indicates no change in the state

Time TS.R1.R1-1.R2.R2-1.R2-2A.R2-2B.R3.R3-1.R4.R4-1.LT.SV.STATE Tran 1 0 1 0 0 0 1 0 0 0 1 0 0 1 1 1 0 Tran τ 0 2τ 1 8 1 1 Tran 0 0 0 3τ l 1 Tral 1 0 4τ Qua+ 1 $2\tau +$ 1 l 1 Stor-0 8 dy. sec




Figure 7

CHAPTLR 3

DATA STRUCTURE

3 l INTRODUCTION

Choice of a data-structure is influenced by the considerations of storage (memory) and the kind of operations we want to perform on the data. The data structure chosen should be such as to lend itself to the development of efficient algorithm for the operations to be performed. In this chapter we will describe the data structure used for the relay circuit representation. Followed by this we will describe the data cards.

3 2 REPRESENTATION OF RELAY CIRCUIT

The operations that we have to perform on the circuit are -

- (1) Update status of input contacts in accordance with input events
- (11) Given the status of all the contacts determine status of all the relay coils
- (111) On a change of the status of a relay coll update the status of its contacts
 - (1v) Given the status of all the contacts determine the status of all the output devices

From this it is evident that we must know, at all times, the status of every element in the circuit Referring to point (11), we observe that we can determine whether a relay coil is energized or not if we

can determine whether a current is passing through it or not. This problem can be reduced to the following form

'Given the status of all the contacts in the circuit find whether a path exists between a vertex VI and another vertex V2' In our case, vertex VI will be a coil or output-device terminal and V2 will be O1 (positive power supply line) or O2 (= negative power supply line) Ob-viously, this requires knowledge of the interconnection of the elements in the circuit

A linked list structure for the representation of the circuit has not been used since the chief advantage of such a structure, i.e., case in altering the structure (addition and deletion of elements) does not apply here. The elements (i.e., their 'type') and their interconnections donot change anytime during the processing. Only the status of the elements changes. Construction of the linked list structure itself would have been a long process. Also, the storage required would have been larger

In the data-structure chosen, we consider the relay circuit as an undirected graph. Each electrical node in the circuit is allotted a unique number called vertex number. Each element in the circuit is considered as an edge of the graph and is allotted an edge number.

The above path finding algorithm can be solved if we know -

- (a) Identify of all the edges connected to any vertex
- (b) Identity of the two vertices across any edge
- (c) Status of all the contacts, since a path can be extended through a contact only if it is closed

Each element in the circuit is stored as shown below

V V	L V:	2 TYI	E S!	TATUS
EJ				

V1 and V2 are the two vertices across the edge
No EJ TYPE is the type-code for the element, e.g.,
an input contact, a relay coil, etc STATUS contains
the current status of this edge

Of these three informations required, (b) and (c) are, thus, available in the element nodes

The information (a) is constructed internally by
the program. The edges connected to a vertex are called
neighbours of the vertex. The neighbours are allotted
of their taluas
serial numbers imported order / Thus if edges ord, k2, k7
and 24 are connected to vertex VI, we consider 0.7
to be the first, k2 the second, k7 the and 24 the fourth
neighbour of VI. The information (a) is constructed in
the form of a matrix NEBAR whose element NEBAR(V,N) is

the Nth neighbour of vertex V If we are at vertex V1, and e1 is a neighbour of V1, with V2 as its other end, then we can reach V2 through e1 or through any of the edges parallel to e1. Thus if among a group of parallel edges, connected to a vertex V, we make only one of them, say e, to be the neighbour of V, and separately keep the information about the edges parallel to e, our purpose will be served. This method saves a lot of storage. Assuming a case when specifications permit, say 1000 elements, 99 vertices and we allow any vertex to have a maximum of 8 adjacent vertices and a maximum of 20 edges between any two vertices, we will require

99 X 8 X 20 🔁 16K words

of storage for the matrix NEBAR In the alternative method, which has been adopted in this thesis, a vector PRLEJ contains the edge number parallel to the edges. Thus the storage required is only 99 x 8 + 99 = 1K words. Also, in the alternative method there is no limit to the number of edges which may be parallel together. If edge numbers 03, 07, 11, 17 are parallel together and one end is connected to vertex V, then only edge 03, which is the lowest, is made neighbour of V. And separately we have

PRLEJ(03) = 07 PRLEJ(07) = 11 PRLLJ(17) = 0 The value O for PRLEJ(17) signals the end of the parallel group If an edge e has no edge parallel to it, we would have PRLEJ(e) = 0

The above method can be employed for the storage of any undirected graph having a lot of parallel edges. If n is the maximum number of vertice, in the graph.

K is the maximum number of vertices adjacent to any vertex—e is the maximum number of edges in the raph. Then the graph can be stored in

 $n \times K + 3e$ words

For a graph having 100 vertices, 1000 edges, and K = 8, the storage requirement would be

 $100 \times 8 + 3 \times 1000$

= 3800 words only

It may be noted that there is no limit to the number of edges between any two vertices (i e , parallel edges)

The above method lends itself to an efficient path finding algorithm and requires lesser storage than those described in Reference 2 (Chapter 11, N Deo), if there also one word is used for storing each element of the matrix

3 3 0 <u>Data Cards</u> Now we will describe the data cards This information is essential for the understanding of the details of the algorithm described in next chapter.

The data cards contain information about the elements of the circuit, their interconnection, the input sequence and some other control and auxiliary information From this information, program determines the successive states of the circuit and prints out the same. For the examples of the preparation of data cards, refer to User's Manual Fields on all data cards start from first column

3 3 1 Element Cards These are the data cards describing the relay circuit One card contains information for one element The fields on these elements cards are as follows

LJ, Vl, V2, TP, RE, NAMENAME

EJ This is the two digit edge number allotted to the element Due to certain print-out limitations, this number is limited to from Ol to 90. Thus we can have a maximum of 90 elements in the circuit.

V1.V2 These are the two digit vertex numbers across the element. These can be from 03 to 99. No. Ol and 02 are reserved for the two power supply lines. Of the two vertices across an element any one can be considered V1 and the other V2, except in case of diode where V1 must be the vertex to which its anode is connected.

TP This is a two digit integer code for the type of the element. The various element types and their TP codes are as follows

Element	TP Code
Relay contacts	
Normally open Normally closed Form C - part A Form C - part B Form D - part A Form D - part B	01 02 03 04 05 06
Any input contact	11
Relay coil	21
Output Device	3 l
Diode	41
Resistor	51

RE This is 00 for all elements except for relay contacts. For relay contacts it is the two digit edge number of the relay (coil) to which the contact belongs. This field is used to link the relays with their contacts.

NAMENAME. This is an 8 character field containing name (label) of the element. This is useful in identifying the element by its label.

3 3 2 TDR Cards These cards are to be placed only for any TDR's in the circuit One card is required for each TDR Various fields on TDR cards are as follows

EJ, PICKD, DROPD

EJ is the two digit edge number of the TDR coil

PICKD is the pick-up delay of the TDR, in what-ever

units applicable (seconds, milliseconds, etc.) is to be

given nearest to one decimal place, i c., it has a format ddd d (=F5 1)

DROPD is the drop-out delay of this TDR Its format is also F5 1

- of only the output devices (TP = 31) will be reported during the analysis. However in case status of some other elements, c g , some relays, is also required, these can be specified in ADO card. Fields on this card are as follows EJ, EJ, EJ, , where each EJ is the edge number of the element whose status is also required
- 3 3 4 Input Events Cards These describe the initial status of all the input contacts and any subsequent changes These are prepared according to whether there are or not any TDR's in the circuit When there are no TDR'S Each input event is coded on two cards The first card, called, Event Description card contains the description of the event, e.g.,

THEN RESET PB IS PRESSED

The second card called EVENT DATA card contains the edge numbers and the new status of the input contacts affected by the event. This is arranged as follows

EI = s, EI = s, , where s is the new status of the edge number (±EI) preceding s. All the new status on an event-data card are considered to have occurred

simultaneously, and, therefore, the order of the edge numbers is not important

When there are TDR's In this case each input event is described by three cards. Two of these are identical to those for the case of no TDR's. The third card, called Time Card, is placed between the Event Description Card and the Event Data card. It contains the lapse of time since last input event and is to be specified in the formt (F5 1), ddd d

For the initial inputs, this is 000 0

Thus time cards contain the interval between successive input events

- 3 3 5 Option Caids These cards are placed to indicate whether or not
 - (1) List of elements is required
 - (2) Print out of topology of the circuit is required
 - (3) Diagnosis print-out is required
 - (4) Any TDR's are present in the circuit
 - (5) Any additional outputs are required

For details of these option, and the cards see User's Manual

3 3 6 Initial Comment Cards These contain the initial comments on the job, as desired by the user These comments may include title of the circuit, name of the draftsman, date, etc. Any number of cards can be placed. Contents of these cards will be printed as

such with a displacement of 10 positions to the right 3 7 * CARDS

These are the #1 to #8 and 99% cards and include option cards (Section 3 5) and some control cards All of these must be placed

See User's Manual for the sequence in which the data cards are to be placed

CHAPTEP 4

IMPLEMENTATION DETAILS

4 O INTRODUCTION

In this chapter we will describe in detail the program developed for the verification of the logical design of the relay circuits. First an overview of the algorithm employed will be provided. Following this will be the detailed algorithm. At the end we will describe major subroutines and arrays used in the program.

4 1 OVERVIEW OF THE ALGORITHM

From the information on element cards, the program constructs the internal representation of the circuit as two arrays. Various tables are also prepared to facilitate further processing. Then the circuit is put in no-power state. Following this, if it is a circuit having no TDR's, the status of inputs is read, the input contacts' status updated, power switched on, and the resultant state of the circuit determined. The status of inputs and the resultant status of outputs is printed out. This print-out is called Analysis Report. Also included in the Analysis Report is the information as to whether the state reported is a transient state or a steady state. After a steady state

is reported, next input is read and the processing done as above. Processing is stopped when a *8END card is read. If the circuit has TDR's then following the setting of circuit to no-power state, further processing is similar to the case of no TDR's except that now we require the precise moment of occurrence of the input status changes. The Analysis Report contains information regarding the run-time (the lapse of time since power was switched on) and the interval between successive input events.

4 2 THE ALGORITHM

Now we will describe in detail the algorithm employed for the verification of logical design of relay circuits. For additional details of a step, reference should be made to the sections quoted in parentheses. Steps 1 and 7 provide auxiliary information and donot constitute a part in the design verification. We will illustrate various steps for the test circuit No. 2 (Having TDR's), Figure 12. The flowchart for the Algorithm is shown on pages 40(1) to. 40(f)

- 1 Read and print initial comments.
 (This results in first 3 lines of
 the output)
- 2 Read options.
- 3 Read Element cards

- 4 Propare various arrays (tables) i e, INA, COILES VACS, VBCS, OPA, VAODS, VBODS and KTE (Section 44)
- 5 Construct internal representation of the circuit, i.e., prepare arrays RRLEJ and NEBAR (Section 3 2)
- 6 If there are any TDR's, read TDR data cards
- 7 Print out, if demanded by an option, information about the elements and the topology of the circuit (User's Manual) This results in the LIST OF ELEMENTS and DATA ON TIME DELAY RELAYS, and DIAGRAM INFO Part A and B
- 8 Determine the connection form for each coil i e construct the vector EXCASE (Section 4 4)
- 9 Read the additional outputs, if any, and include these in the array OPA (In the test case additional outputs are the relays R1, R2 and R3)
- 10 Put the circuit in no-power state, i e, all the relays are de-energized and their contacts put in their normal states (This step employs subroutine KFS)

COMMENT Now the inputs will be set to their initial states and power switched on Analysis Report for the circuit having no TDR's is obtained by execution of Steps 12 1 to 12 8, whereas for the circuits having TDR's it is obtained by the execution of Steps 13 1 to 13 16 Steps 12 1 to 12 8 constitute subroutine ANLYS1 whereas Steps 13 1 to 13 16 constitute Subroutine ANLYS2 (Steps 12 1 to 12 8 can be considered as a subset of steps 13 1 to 13 16 As such we will illustrate only the steps 13 1 to 13 6 for the Test Circuit No 2)

- 11 If there are any TDR's in the circuit go to Stop 13 else continue to Stop 12 1
- 12 12 1 Constitute print formats for the Analysis Report Print the Report Headings
 - 12 2 Read next input event description If it is end of events (i.e., *8END card) print //END OF ANALYSIS// and stop Else continue
 - 12 3 Read input event data card (Section3,3 44)
 - 12 4 Update status of input contacts in accordance with 12 3 (This step is executed by subroutine UPISTA)
 - 12 5 Set KOUSC (CN)=0 for all the relays (KOUSC(CN) is the count of status changes of the coil number CN. It is reset to zero at the beginning of the determination of next steady state, and is incremented, when there is a change of the state of the coil. If the next steady state is not reached eventhough KOUSC(CN) becomes 5, it is assumed to indicate occurrence of cycling in the circuit. Then a message is printed and processing terminated)
 - 12 6 (This step is executed by subroutine SCANCL) Determine next state of the circuit (Section 4 5 2)
 - 12 7 Report the state reached
 - 12 8 If the state reported is a steady state go to Step 12 2 (to read next input event), else, if it is a transient state, go to Step 12 6
- 13 1 Construct print formats for the Analysis
 Report Print the Report headings (This
 results in the print out of 'ANALYSIS' and
 next 3 lines) Set RUNT = 0 0 (RUNT is run-time).
 - 13 2 Read next input event description If it is end of input events (i.e. **8END card) print //END OF ANALYSIS// and stop Else continue to Step 13 3

- 13 3 Read and store in TLI the interval between the occurrence of this input event and its predecessor set RTE = TLI (RTE is the remaining time for the occurrence of the input event For the initial inputs TLI=0 0)
- 13 4 Read input event data card
- 13 5 Update status of input contacts (First time, it makes EJST(1) = 0 on second input event EJST(1) = 1, etc)
- 13 6 Set KOUSC(CN)=O for all the relays
- 13 7 Determine next state of the circuit
- 13 8 Report the state reached (This results in the line 2, for the first time)
- 13 9 If the state reported is a transient state go to Step 13 7 If it is a quasisteady state go to Step 13 10 If it is a steady state go to Step 13 2.
- 13 10 (Now read the next input event and, if it is not the end of input events, determine whether this input event or the TDR with smallest waiting time *, called here SWR, should be attended to first, or should they both be attended to simultaneously)

Read next input event description If it is end of events go to Step 13.16 Else print input event description Read time and input Event Data cards Set RTE = TLI

13 ll Print information about the TDR's which are in timing state 8 or 9. (This information is printed in the form of identity of the TDR's, their states and

^{*} At a given instant waiting time of a TDR is the interval after which it will time out and pick up or drop out, as the case be For example if a TDR, say R5, having a pick up delay of 1 5 seconds goes to state 8 at RUNT=010 0 seconds, then at RUNT=010.5 waiting time of R5 will be 1.0 seconds

the waiting time This print-out helps in getting a better picture of the state of the circuit at the moment) (This results in the print-out of the lines 3,4,5)

13 12 (SWT is the smallest waiting timing i e, waiting time of SWR)
If SWT > RTE go to Step 13 15 1

If SWT = RTD go to Step 13 14 1

Else (SWT < RTE) continue to Step 13 13 1

(For example at RUNT = 10 0, we have SWT= 0 5, and RTE = 0 3, so we go to 13 15 1)

13 13 1 (SWR is to be attended first)
Set RUNT = RUNT + SWT and RTE = RTE-SWT
Print RUNT and identity of the SWR which
timed out at this moment (In test case,
line 6 is printed) Update the statur
of SWR and its contacts and remove it from
the queue of waiting TDR's (done by subroutine SERADQ) Reduce waiting time of
the TDR's by an amount equal to SWT

13 13 2 Set KOUSC(CN) = 0 for all the relays

13 13 3 Determine next state of the circuit

13 13 4 Report* the "tate reached

13 13 5 If the state reported is a transient state go to stop 13 13 3

If it is a quisi-steady state, go to Step 13 11


(Else it is a steady state we should now attend to the input event) If the input event was 'end of input,' (i c , **SEND card) print //END OF ANALYSIS// and stop Else print input event description and go to Step 13 5

- 13 14 1 (SWT=RTE This means that the SWR times out precisely at the moment of occurrence of the input event). Set R RUNT = RUNT + SWT
- 13 14 2 Print information about the identity of the SWR which timed-out at this moment (=RUNT) Also print description of the simultaneous input event
- 13.14 3 Update status of SWR and its contacts Remove SWR from the queue of writing TDR's Reduce waiting time of all remaining TDR's in the queue by an amount SWT Update status of input contacts in accordance with input events. Go to Step 13 6
- 13 15 1 (SWT > RTE Hence input event occurs before SWR times-out) Print input event description
- 13 15 2 Update status of input contacts
- 13 15 3 Set RUNT = RUNT + RTE
- 13 15 4 Reduce waiting-time of all the waiting TDR's by an amount equal to RTE Go to 13 6
- 13 16 (Input events have ended-up, but some TDR's are in timing-states Effect of timing out of these TDR's should be studied) Set RTE = 99999 9 Go to 13.11


End of Algorithm

4 3 DIAGNOSIS


If demanded by the user by an option card (#4D card), status of all the relay coils and their contacts is printed out, after the print out of each state. This print out is called Diagnosis print out. Diagnosis print out in conjuction with the print out of the state, gives us




Analysis Algorithm - Flow Chart -continued




Analysis Algorithm



Analysis Algorithm




-continued



Analysis Algorithm

-continued



Analysis Algorithm

status of all the elements in the circuit. Knowing the status of all the elements in the circuit, at successive stages of the Analysis, we can determine the cause of the error in the design of the relay logic circuit.

4 4 DESCRIPTION OF ARRAYS USED IN THE PROGRAM

- 4 4 1 INA This is a vector and contains edge numbers of the input contacts. INA has a dimension of 16, which is the maximum number of input contacts allowed in the circuit. INA is useful in updating status of the input contacts. It is also used in printing headings of the Analysis Report (For the example circuit, Figure 12, we would have, INA(1) = 2, INA(2) = 0, INA(3) = 0, INA(16) = 0)
- 4 4 2 \overline{OPA} This is similar to INA and contains edge values of the outputs (In our case, OPA(1) = 8, OPA(2) = 10, OPA(3) = 0, OPA(4) = 0, OPA(16) = 0)
- 4 4 3 COILIS This vector contains the edge numbers of the relay coils. Its dimension is 18 corresponding to a maximum of 18 coils allowed in the circuit. This is used at many places in the program (For the test case, COILIS(1)= 1, COILES(2)= 3, COILES(3)= 8, COILES(4)= 0, COILES(18)= 0)
- 4.4 4 $\underline{\text{VACS}}$ This vector contains the vertex number to which terminals A of the coils are connected Thus $\underline{\text{VACS}}(1)$ is the vertex number to which terminal A of the coil number 1 is connected. This is useful in

determining status of the rclay coils (For the test case VACS(1) = 1, VACS(2) = 1, VACS(3) = 6, VACS(4) = 0, VACS(18) = 0)

- 4 4 5 <u>VBCS</u> This is similar to VACS and contains vertices to which terminals B of the couls are connected (For the test case VBCS(1)=3VACS(2)=4, VACS(3)=2, VBCS(4)=0, VBCS(18)=0)
- 4 4 6 <u>VAODS</u> and <u>VBOBS</u> These vectors contain information about the output devices and are similar to VACS and VBCS respectively
- 4 4 7 KTE This is a two dimensional array. It contains the edge numbers of the contacts of the relay coils KTE(CN, N) is the edge number of the Nth contact of the coil number CN. It has the dimensions of (18,12) correspond to a maximum of 18 coils and a maximum of 12 contacts allowed in a relay. This array is useful in updating the status of the contacts of a relay when there is a change in the state of the relay (For the test case, we would have

KTE(1,1) = 4, KTE(1,2) = 7, KTE(1,K) = 0 for K=3 to 12 KTE(2,1) = 5, KTF(2,K) = 0, for K=2 to 12 KTE(3,1) = 9, KTE(3,K) = 0, for K=2 to 12)

The arrays 4 4 1 to 4 4 7 are prepared by scanning all the edges once Array KTE is prepared by scanning the edges once again

4-4-8 EXCASE To describe this array, first we will explain the 'connection forms' of the relay coils Sec Figure 8(a) We can determine whether a relay coil is energized or deenergized by finding the state (i.e., conducting or not) of the four extensions possible from the coil terminals Λ and B to the power supply lines. These extensions are (Λ to 01), (B to 02), (Λ to 02) and (B to 01). Calling these extensions as K1, K2, K3 and K4 respectively, we see that the state (=E) of the coil is given by the logical equation.

 $E = (K1 \land K2 \land \overline{K3} \land \overline{K4}) \lor (\overline{K1} \land \overline{K2} \land K3 \land K4)$ KX = 1 implies KX is conducting

E = 1 implies the coil is energized The state of the extensions K1, K2, K3 and K4 can be found by subroutine PATH

In the above method we have to determine all the four K's for each of the coals. Since status of each coal is determined several times during the Analysis, and also since the path finding algorithm used to determine the state of these K's is itself a time consuming process, we should see if we can ignore some of the K's, wherever possible, for some of the coals. It is found that this indeed can be done if we know the connection form of the coals.

The four connection forms of the coils are shown in Figure 8 The Table No 2 gives the extensions relevant to each connection form and the relation between the state of the coil and its extensions

Table :	No 2
---------	------

Connection Form	Extensions relevant	E
1 2 3	K1, K2,K3 K1,K2,K4	$E = K1 / K2$ $E = K1 \wedge K2 \wedge \overline{K3}$ $E = K1 \wedge K2 \wedge \overline{K4}$
4	K1,K2,K3,K4	$E = (K1 \wedge K2 \wedge \overline{K3} \wedge K1)(\overline{K1} \wedge \overline{K2} \wedge K3 \wedge K4)$

Determination of Connection Form To determine the connection form of the coils, all the contacts in the circuit are set to 1. Then, for each coil the existence or not of K3 and K4 is found by determining if there exists a path (transmission) from terminal A to vertex 02, and from terminal B to vertex 01 respectively. By knowing whether K3 and/or K4 exists for the coil, we know its connection form

Value of the connection form (=1,2,3 or 4) of a coil
CN is stored in EXCASE (CN) (For the test case, connection
form of all the coils is 1)

While determining the required state of the coils (see subroutine SCANCL, Section 4 5 2) each coil is processed in accordance with its connection form. Most of the relay coils in process control switching circuits have the connection form 1, i.e., only two of the four possible




Figure 8 Connection Forms of Rolay Coils

extensions are relevant for them. Thus by knowing the connection form of the relay coals, the execution time for determining the states of all the coals is reduced to, approximately half as compared to the method where we would consider all the four extensions possible for each coal

4 5 SUBROUTINES

In this section we will describe the major subroutines used in the program. There are a total of 13 subroutines

4 5 1 Subroutine PATT This is a very important subroutine and is called several times during the preparation of arrays and the Analysis

Given the status (0/1) of all the contacts in the circuit, it determines whether or not there exists a transmission between two specified vertices SV and GV. The algorithm used is as follows (Variable LUCK is set to 1 if transmission exists between SV and GV, else it is set to 0)

- Pl If SV = GV, then set LUCK = 1 and return
- P2 (Unmark all the vertices)

 Set MARK(V) = 0 Ψ V
- P3 Set VX = SV

 (VX is the vertex reached)

P4 Set STP = 0

(STP is the stack-pointer of a stack VSTK, which holds the vertices through which the path has been extended to the cuirent vertex VX. The vertices in the stack are stacked in the order in which they were traversed, starting with SV at position 1 and VX at the top position STP)

P5 (Push VX on the stack)

STP = STP + 1

VSTK(STP) = VX

MARK(VX) = 1

NEBN(STP) = 1

(NEBN(STP) is the neighbour number of the vertex (refer Section 3.2) at position STP in the stack)
Set NB = NEBN (STP)

P6 Set EJT = NEBAR(VX,NB)

(EJT is the edge number of the NBth neighbour of the current vertex VX EJT = 0 implies we have already attempted all the neighbouring edges of VX to extend the path from VX to a new vertex, but without success (i.e., all the neighbouring edges are open). Hence we should try to extend the path through the next neighbour of the earlier vertex)

IF EJT ≠ O Go to Pg

Else (if EJT = 0), set STP = STP - 1 IF STP \neq 0 Go to P7

- (Else stack has become empty on back-track This implies no path could be found between SV and GV) Set LUCK = O and return
- P7 (Back-trac! Try next neighbour of the earlier vertex)


 VX = VSTK(STP)

 NEBN(STP) = NEBN(STP) + 1

 NB = NEBN(STP)

 Go to P6
- P& (We will attempt to extend the p.th through EIT or edges parallel to EIT NPV is the verter to which EIT, or its parallels, will lead us to from VX It may be noted that
 - (1) It is no use extending path to NPV if it is marked in e., has already been traversed earlier)
 - (2) We cannot extend path through a coil or an output device
 - (3) If an edge is a diode we can extend path through it only if the VX is anode when GV is C 2, or if VX is cathode when GV = O1
 - (4) We can always extend path through a resistor
 - (5) Path cannot be extended through a contact which is
 open (i e , State = 0))
 If path can be extended to NPV go to P9
 (else try next neighbour of VX)
 Set NEBN(STP) = NEBN(STP) + 1
 NB = NEBN(STP)

Go to P6



P9 VX = NPV

If VX = GV set LUCK = 1 and return else go to P5
End of Subroutine PATH

- 4 5 2 <u>Subroutine SCANCL</u> This subroutine updates the status of relay coils and their contacts and the outputs, i.e., it updates the circuit to its next state. It also determines whether the state so reached is a transient state, a quasi-steady or a steady state. It does all this in 4 parts
 - (1) First it determines the 'required' or the permitted state for each relay If the relay is de-energized, its required state is 0, and if it is energized, its required state is 1
 - (2) After determining the required-state of all the coils, it compares these with their present status and takes action as per Table No 3. By the end of execution of this part, the relay contacts have been set to their new states.
 - (3) Then it updates the status of the outputs
 - (4) Then it determines whether the state reached is a transient state, a quasi-steady or a steady state

Now we will explain the above four parts

Required state of the colls are determined by determining the states of the extensions relevant to the colls (See Section 4 4 8)

Action on Relays

Initially set KTCH = 0 Later during the action on relays if the status of any relay's contacts is changed set KTCH = 1 The actions are as per Table 3

Table No 3		
Previous status of coll CN =PRST(CN)	Required status of Coll CN =REQST(CN)	Action
	0	Nıl
0	1.	(Relay has been energized from a dropped out state) If this coil has a pick up delay go to 1) Otherwise set KTCH = 1 Update its contacts + status, setting transfer contacts, if there are any, to their transitory state Set PRST(CN) = 1 if this relay has no transfer contacts else set PRST(CN) = 2 (1) Enter this relay at the appropriate place in the queue of waiting relays (done by Subroutine ENTPRQ) Set PRST(CN) = 8
1.	O	(Relay has been de-energized from a picked up state) If this relay has a drop-out delay go to(2) Else set ITCH = 1 Update its contacts' status, Setting transfer contacts, if there are any to their transitory state set PRST(CN) = 0 if this relay has no transfer contacts else set PRST(CN) = 3 (2) As (1) above, but PRST(CN)=9
1	1.	Nal

PRST(CN)	RLQST(CN)	Action
2	0	(This relay has been de-energized immediately after it was energized, and its transfer contacts were still in transition. Set all its contacts to their normal state. Set KTCH = 1 and PRST(CN) = 0
2	3.	Put its transfer contacts to their final state corresponding to State 1 of the relay Set KTCH = 1 and PRST(CN) = 1
3	0	Put its transfer contacts to their final state corresponding to State 0 of the relay Set KTCH = 1 and PRST(CN) = 0
3	7.	(This is analogous to the case PRST(CN) = 2, REQST(O)) Set all its contacts to their picked up state Sot KTCH = 1 and PRST (CN) = 1
8	0	(This relay, which was timing to pick-up, has been de-energized) Remove this relay from the queue of waiting TDR's (done by subroutine WTHDR) Sct PRST(CN) = 0
8	1	Nal
9	0	Nıl
9	1	(This relay which was timing to drop out has been energized) Romove this relay from the queue of waiting TDR's Set PRST(CN) = 1

Updating the Status of Outputs This is done by subroutine STTOPA, which is very simple and hence will not be described

Determination of the state of the circuit At the end of the action on all the relays, if FTCH = 0, then this implies that no changes in any relay contacts' status were made, and hence the circuit is not in a transient state now. If there are any TDR's in the waiting queue, then it is a quasi-steady state, else it is a steady state.

However, if KTCH=1, then this implies that some relay contacts were updated while taking action on relays Wo must see the effect of such actions on the state of relay coils. Therefore this state is a transient state

4 6 Memory Requirements The program (listing appended) requires approximately AK words of memory space in 7044 Data space for the specifications listed in Appendix A is approximately 3K Approximate requirements of data space can be computed readily from the DIMERSION statements

CENTRAL LIBRARY

ACC. No. 1: 46805

CHAPTER 5

CONCLUSIONS

5 1 RESULTS AND SUMMARY OF THE WORK

Objectives of the work were stated in Chapter 1

In accordance with these objectives a FORTRAN program
has been developed and tested satisfactorily on IBM 7044
for many relay circuits. As an illustration the results
for two test circuits - Test circuit No 1 (Having no TDR's)
and Test Circuit No 2 (Having TDR's) are appended Circuits
having following features were also tested

- (1) Having resistors
- (2) Having diodes
- (3) Having connection forms 2,3 and 4 for the relay coils
- (4) Cycling

In some cases, errors were incorporated deliberately in the coding of the relay diagram but these were detected by the Element List, and structural print-out features. One of the large systems tested was an Audio-Visual Annunciator. The diagnosis print-out has been found to be of immense use in determining the cause of error in the design of the relay circuit. The coding procedure is very simple making the analysis of the relay circuits a simple job.

In order to meet the fourth objective, namely,

'it (the program) should provide casely digestable printout' the Analysis Report has been arranged in the form of
a table showing status of inputs vs resultant status of
outputs. The has resulted (due to limited width of
the printer paper), in allowing only a maximum of 16
inputs and 16 outputs. However, by adopting come other
form to for the Analysis Report, o.g., status of inputs
in one line followed by the statu of the outputs and
outputs. Upper limit on the number of inputs and
outputs. Upper limit on the number of other elements,
as well as the maximum number of elements in the circuit,
our also be increased thereby enabling one to analyse
very large relay systems.

Implementation of the pecifications listed in Appendix A requires approximately 14k words of atorage in 7044. For a relay circuit having 50 elements, 5 relays, 4 inputs and 4 outputs, and of average topological complexity, the analysis involving 10 input events would require approximately 10 seconds on 1BM 7044.

Verific tion of the coding of the circuit could have been done by plinting out the circuit figure. But this would have required, as input, the politional inform tion of the elements which in turn would require standard drafting procedure for drawing the relay diagram with the elements on a grid structure (Although from the interconnection information alone, we can generate the figure, but it

would at times be very difficult to establish isomorphism between the printed figure and the input figure). In view of the above, the provision of 'element list' and the interconnection information in the form of a table is satisfactory

5 2 SCOPE FOR FUTUPE WORK

In the present work only those elements have been included which are mo t commonly found in process control relay switching clicuits. However, in certain applications there may be other types of elements in the circuit. One such special element is the stepping switch. A system can be developed whereby one can specify operation of any special elements and then he should be able to include it in the relay circuit. Another useful feature would be to specify only the new position of a multi-position manual switch (when it is operated) rather than the status of each of its contacts.


For a wider application, e.g., telephone switching circuits, one should include other types of relays, rather than only the 2-terminal type in the present work

APPENDIX A

Logical design of myrclay circuit meeting the following specifications can be verified by the program However, the program can be easily altered for any changes in the specifications

- SPl The circuit must have at least one input-centrat, one output device, one relay and one contact of each relay (If it is not meeting these minimum requirements, add the missing item with its both ends unconnected)
- SP2 Any combination of relay coals and/or output devices in series is not allowed. They can be in parallel
- SP3 Output devices can be connected only in the forms shown in Figure 9 In this figure K's represent contact and diode logic or just a connecting wire Only reverse biased diodes can be connected across the output devices, as shown
- SP4 Number of elements in the circuit ≤ 90
- SP5 Number of relays in the circuit \(\leq \) 18 *
- SP6 Number of input contacts \leq 16 *
- SP7 Sum of the number of output devices ≤ 16 * and the additional outputs required
- SP8 A relay in the circuit cannot have more than 12 of its contacts in the circuit (Noto that each Form C or Form D contact is equivalent to 2 contacts)

^{*} Lower limits are dictated by SP1



Figuro 9

- SP9 Except for the power apply lines (i.e., vertex Oland O2) no other vertex can have more than 8 adjacent vertices. Program has a provision to detect violation of this specification and terminate processing with a mersage
- SP10 Between any pair of vertices there can be any number of (i c, parallel) elements
- SP11 Minimum pick/dclay of any relay = 000 0 time units

 Miximum pick up delay of any relay=999 9 time units

 These limits apply to drop out delay also

VLLENDIX B

USTR'S MANUAL

For verifying the logical design of a relay switching circuit by the program, proceed as follows

- Ul Wnoure that the specifications in Appendix A are not violated by the circuit
- U2 Pripire d to cards as described in Chapter 3 The data dick shill appear as shown on Page 59 After you have propired dita cards for one or two carcuits there will be no need to refer Chapter 3

The points to remember while preparing the date eards are listed below

- (1) Viter No Ol and O2 must be allotted to positive and negative power supply lines respectively
- (?) For diodos the anode vertex must be punched first on the cloment card, i.e., should be VI
- (3) A relay contact whose coul is not shown in the circuit should be considered an input contact and allotted TP code 11
- (4) When a manually operated switch is actuated, the charge of state of all the contacts affected should be specified in the input event data card. For example in the circuit in Figure 10, when the switch HS is thrown to position OFF from OH, this event would be described as follows.

HS PUT TO OFF

02 = 0, 04 = 0.




Figure 10 (This is only approof a circuit)

- (5) Actuation of a spring return push buttons will be described by two successive events one corresponding to the pressed condition of the push-button and next the released condition

 For example when the RESET push-button is actuated in Figure 10 this will be described as

 RESAT PB PRESSED

 O6 = 1

 THEN RLLFASED

 O6 = 0
- (6) In case of switches having transfer contacts the transistory state should be also described For example in Figure 10 when switch KS is thrown from position ON to AUTO, first the edge 09 opens then the edge 10 closes. This will be described as follows

KS PUT TO AUTO O9 = 0
THEN
10 = 1

If the above were a continuity transfer contact (Form D) the event will be described as

KS PUT TO AUTO 10 = 1 THEN 09 = 0

Data calds for the Test Circuit No 1 (Figure 11) and Test Circuit No 2 (Figure 12) are shown on Pages 64 and 65 respectively

```
Initial comment cords
x LLND
                            Contiol c rd
x2P (if element list required) clse *2N
*3P (if topology required) else *3N
*4P (if diagnosis required) else *4N
                                                      Option Cards
x5D (if any TDR's are present) else x5M
x6A (if any additional outputs) elsc x6N
*71ND
                      --- Control card
EJ, V1, V2, TP, RL, NAMEN MF
                           Element cords
                         - Control card
EJ, ddd d, ddd d
   pickup drop-out
                            TDR cards (skip if there are no
   delny
             dclry
                                        TDR's)
                            Control cord
99xe
EJ. DJ.
                            Additional outputs camd
                            (Skip if there no Idd Outputs)
Event No 1 description
LJ=s, EJ=s,
Lvont No 2 description
                             Input Events' cards
                             (When there are no TDR's)
M = s, M = s,
Event No 1 Description
000 O (Time since last
input)
EJ=s, EJ=s,
Event No 2 description
                              Input Event's cards
                              (When there are any TDR's)
ddd d
W=s. W=s.
                          - Control Card
*8END
```

Arrangement of Data Cards

Interpretation of Print-outs Interpretation of Various print outs is as follows: For an example, refer to the results of Test Circuit No. 1 (Figure 11) and Test Circuit No. 2 (Figure 12), attached with the figures

- (1) First the program prints-out a true copy of the Initial Comments cards,
- (2) Then, if a * 2P card his been placed, it prints the list of elements in the same format as the Element Cards Followed by the list of elements is the information on TDR's (if there are any TDR's) If a *2NO card instead of *2P was placed, these two print-outs are not produced
- (3) Then, if a *3P card was placed, it prints the information about the interconnection of the circuit elements. This is in two parts. PART-A is the list of edge numbers vs. ed e numbers which are parallel to them. When a number of edges are parallel together then an edge is considered parallel to the next lower edge number in the group. Thus if edge Nos. Ol, O3, Il and 15 are parallel together, this information will be printed as

EDGE O1 03 11 15 PARALLEIO3 11 15 C PART-B is the table of vertex numbers vs the lowest edge numbers leading to the adjacent vertices

When a new circuit is taken up for analysis, the above print-outs should be demanded and correctness of coding and punching should be confirmed. Once the element cards have been thus verified to be conject, the above print outs need not be demanded.

After the above print outs the Analysis Report is produced Wc will explain the Analysis Report for the case of Test Circuit No 2 (Having TDR's) The first line in the report is

IN OUT

In means Input and OUT neans output

In the next line

LN means input Event Number RUNTIMF is the lapse of time since the first input event.

TLIN is Time since Last Input i e , it is the interval between successive input-events. Next to TLIN are the edge numbers of the input contacts. STATE refers to the state of the circuit. Next to STATE are the edge numbers of the outputs.

After the print out of these headings, the put input out/report starts which is self explanatory However, following points will be of use to those interpreting results for the first time

- (1) Description of input-events are printed as a true copy of the event-description card. But it is preceded by the serial number of the input event, e.g.,
 - 1) INITIAL INPUTS

2) THEN TS CLOSED

place block place and party paper men

- (2) Whenever an input event occurs, the new status of all the inputs is printed vertically below the input edge numbers
- (3) TRANS means a transient state (which lasts for only about 10 milliseconds)

 QUASI means a quasi-steady state

 STEDY means a steady state
 - (4) After a QUASI state is reported, a print-out of the following format would be found

TIMERS RE(ST) WAITT

TIMTRS means 'data on the TDR's which are in the timing-state at this moment when a quasi-steady state has been reached! RF(ST) means the TDR edge number (its present state)

WAITT means the waiting time of the TDR

For example in the Test Circuit No $\,$ 2 we have at RUNT = 10 0

TIMERS

This means that at this moment the TDR's whose edge Nos. are 3 and 8 are in the timing states 8 and 8 respectively and their waiting times are 0.5 and 1.0 respectively


- (5) A print out of the form

 **) RELAY TIME OUT (EJ=) No No

 mound the TDR's whose edge numbers are no, no,

 ., timed out at this moment to pick up or

 drop out
- (6) It should be remembered that a relay can have a total of 6 states (= 0,1,2,3,8 and 9) For the explanation of these states refer to Section 251



Note The underlined numbers are the edge numbers, whereas the number enclosed in circles of the vertex numbers allotted.

Resistors Resistors are processed by the program as follows

- (1) If between two vertices V1 and V2 there are only the resistors, then they are replaced by a connecting wire (i e , V1 and V2 are jumpered)
- (2) All such resistors which have parallel to them an element other than resistors, are considered as non-existent (i.e., having or resistance).

Study of Fault Conditions in the Circuit Fault conditions can be easily studied by adding an input contact simulating the fault Occurrence of the fault is then simulated by closing or opening of such 'fault' contacts

- (a) Accidental shorting of two points Add in the circuit an input contact, say FS, between the two points and keep its state = 0 Occurrence of the fault is simulated by setting the state of TS to 1 as an input event
- (b) Open circuited element This can be simulated by adding an input contact FS in series with one of the terminals of the element. Under no fault conditions, keep its state = 1. Occurrence of fault is specified by setting its state = 0.

TEST CIRCUIT NO 1 (HAVING NO TDR'S)

```
*IEND
x2P
*3P
*4P
±5NØ
*6Λ
*7END
0,01,03,21,00/R1
02,03,02,11,00/HSJ
03,01,04,01,01/R1-1

04,04,02,21,00/R2

05,01,05,02,04/R2-1

06,05,02,31,00/G

07,01,06,11,00/HS2

08,06,02,31,00/R

09,01,06,01,04/R2-2
99×
01,04
INITIAL UNPUTS
02=0,07=0
THEN HS2=1
07=1
THEN HS2=0
07=0
THEN HSl = 1
02=1
*8END
```

Data Cards for the Test Circuit No 1

TEST CIRCUIT NO. 2 (CIRCUIT HAVI G TDR'S)

```
*LEND
*2P
*3P
*4NØ
*5D
≭6Λ
*TEND
01,01,03,21,00/R1
02,03,02,11,00/TS
03,01,04,21,00/R2
04,04,02,01,01/R1-1
05,01,05,01,03/R2-1
06,05,02,31,00/LT
07,01,06,01,01/R1-2
08,06,02,21,00/R3
09,01,07,01,08/R3-1
10,07,02,31,00/sV
99x
0316000 516001 5
080001 00000 0
991/000 01/000 0
01,03,08
INITIAL INPUTS
000 0
02=0
THEN IS CLOSED
010 0
02=1
TS OPENS BACK
000.3
02 = 0
CLOSES AGAIN
020 0
02 = 1
OPENS LATER
005 0
02 = 0
*8END
```

Data Cards for the Test Circuit No 2

RPIPRONCES

- l Caldwell, Samuel, H (1960) 'Switching Circuits and Logical Design', Wiley, New York
- 2 Hill, I J , and Peterson, G P , (1968), 'Introduction to Switching Theory and Logic Design', Wiley, New York
- 3 Doo, Narsingh (1974) 'Graph Theory with Applications to Engineering and Computer Science, Prentice-Hall, Inc.
- 4 knuth, Donald, E (1968) 'The Art of Computer
 Programming Vol 1', Addison-Wesley, Reading, Mass
- 5 Kohava, Zva (1970) 'Switching and Finite Automata
 Theory, Tata McGraw-Hill, Bombay
- 6 Miller, Raymond, E (1965) 'Switching Theory, Vol 1', Wiley, New York

LIST OF ELEMENTS

```
18 1. 82 8 7/R

25 3. 81 6 6/HS

35 1. 45 5 1/R

45 4. $2 8 1/R

55 1. 85 25 4/R2-1

65 5. 153 5 6/G

75 1. 551 8 6/HS2

85 6. 257 5 7/R

95 1. 55 5 4/R2-2
```

```
DIAGRAM INFO PART- A

(A ZERO MEANS NIL)

EDGE 1 2 3 4 5 6 7 8 9

PARALLEL D 3 9 0 0 9 0 0

DIAGRAM INFO PART- B

VERTEX LOWEST EDGE LEADING TO
```

V RT X	LOWEST	≅D G⊟	LEADING	TO	AN	ADJACENT	VERTEX
23 Aug. 25	- 3 4				0		

AVALYSIS

```
IN
    OUT
  2 7 STATE 6 8 2 4
1) INITIAL INPUTS
STOP STANS (12 0 0 5)
                DIAGNOSIS
                 EDGE= 1 3 4 8
                STATUS= 3 0 0 %
        STODY
                1 0 0 0
                  DIAGNOSIS
                DGE= 1 3 4 5
STATUS= 0 0 6 3
2) THEN HSZ="
                1 1 0 9
       STEDY
                 DIAGNOSIS
                EDGE= 1 3 4 5 9
STATUS= 0 0 0 0
3) THEN H52=0
                1 0 0
        STEDY
                DIAGNOSIS
                EDGE= 1 3 4 5 9
STATUS= 0 0 0
4) THEN HSI=1
        TRANS
                1 0 0
                  DIAGNOSIS
                EDGE= 1 3 4 5 9
STATUS= 1 1 0 1 0
                0 1 1 1
        TRANS
                DIAGNOSIS
                EDGE= 1 3 4 5 9
STATUS= 1 1 1 0 1
                0 1 1 2
        STEDY
                  DIAGNOSIS
                  EDGE= 1 3
               STATUS= 1
```

TEST CKT MDc E (CKT FAVENG TOR, 5)

LIST OF LEMPINS

DATA ON TAME DELAY ROLLYS

COIL(EDGE)
PICK-DELAY
OROP-DELAY
OROP-DELAY

DIRGRAM FUED PART- A (A ZHRO MANHS HEL) DG PARALLEL

DYAGRAM INFO PARTS B

VERTEX LOWEST TORS LEADING TO AM ADJACENT VERTEX

45043 4.79 4734 S

ANALYSIS

LM OUT

EN RUNTIME TEIN E STATE RELATED TO BE OF

TRANS
STADY I) INITIAL INPUTS

2) THEN TS CLOSED 1

TRANS 0 ACT DO O QUASI PARTE 8

TIMER3

RE(ST) 3(8) 8(8)
WAITT .5

TIMERS

RE(ST) 3(8) 8(8) WAITT .5 .

3) TS OPENS BA+CK

10.3 .3 TRANS 8 5 STODY 9 9 9

4) CLOSES AGAIN

TIMERS

RE(ST) 3(8) 8(8) WAITT 0.5 1.0

TIMERS

RE(ST) 3(8) 8(8) WAITT 0.5 1.0

*) RELAY TIME-OUT (EJ=)

OUAST TO T TIMPRO

A REMARK

RE(ST) S(S)

3 00

*) RELAY TIME-SUF (SUE) OF TRAMS : : 3003

5) OPENS LATER TRANS TRAMS QUAST

7 1 M 5 R 5 RE(ST) 3(9) 6 WAITT

TIMERS RE(ST) 3(9) WAITT 6

*) RELAY TIME-OUP (PJ=) 36.8 FRANS CARACTOR STEDY

// AND OF ANALYSIS //

```
INT GER COILE J. JFH
       INT_ GER COMENT(10), PT(0), CIQUIL (99), FJ, MAMEI (99), NAME2 (99),
     1 3N, VA, VB, TEMP, EKAZ, MEL, UDB, SN, MJDE (99), POJ(50), MARK(99), PREJ(36)
        INT. GER. V1(99), V2(99), TYPE(99), EMA(16), COILES(18), VACS(18),
     1 VBCS(18), VABDS(16), VSQDS(16), KJUKT(18), KTE(28, 12),
     2 EJSY(99), EXCASE(18), ADJ(20), NEBAR(99,8),
     3 DIAGN, UPA(16), PRLEJ(99), UPTD, QPSD, VALQ(3.),
     4 = VNTEJ(16), EVNTST(1: ), KOUSC(18), PRIOCE(20), KOUSER(18),
     5 INAS3 (16), OPA ST(16), PRST(13)
        DIM NSTON PUD(13), DOD(18), WAITT(20)
        COMMON VI, V2, TY? E, I MA, COILES, VACS, VACOS, VACOS, VBODS, KOUKT, KTE,
       EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, 2PED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, OPAST, PRST, JPOWER
        DATA ICHI/5H*IEVD/, ICHZ/EH*2P/, ICH3/3H*3P/, ICH4/3H*4P/
        DATA ICH5/3H*5D/, ICH6/3H*6A/, ICH7/3H*7E/
C
C
    SKIP TO A NEW PAGE
11
       PRINTS.
Š
       FORMAT (1H1, 10X)
Ċ
C
    ... READ ' PRINT INITIAL COMMENTS ...
C
       READL, (COMENT(I) | 1=1,16)
11111
       FORMAT(16A5)
        [F(COMENT(1), EQ, ICH1) GUTD 13
        PRINT2, (COMENT(1), I=1,16)
        FORMAT(1UX,16A5)
       30TO 11111
     // END OF INITIAL COMMENTS //
C
        SONTINUE
13
C
    ... READ OPTIONS ...
        003 K=1,6
       READW, OFT (K)
ń,
       FORMAT(AD)
3
        CONTINUE
  NOW CHECK IF ALL THE OPTION-CARDS WERE PLACED
        IF(OPT(5),EQ,IS47) GGTO 9
       PRINTS
        FORMAT(//15%, *FRROR ... OPTION CARDS NOT PROPER. *,
6
     1 * PROCESSING DELETED*).
       STUP
C
C
     // END OF OPTIONS //
9
        CUNTINU
       DIA GHE!
       IF(OPT(3), EQ. ICAA) DIAGN=1
C
C
    ... READ ELEMENTS ...
C
       DD7 K=1,99
       Vl(K)=
       √2(K)=
       TYP (K)=0
       SOCOLL(K)=)
       COMMINUM
       MAX J=
        MAXV=>
```

```
READID, EJ, VI(EJ), V2(EJ), TYPOHLJ), COCCIL(LJ), NAMEI(LJ), NAMEZ(EJ)
       FORMATIE (12,1%), 2 M)
10
       IF ( / Jo / Q . 99) GOTH 10
       IF( J. GT. MAXEJ) MAX JETJ
       IF(VI(DJ).GT. MAKV) MARY=VI(DJ)
       IF (V2(: J) . GT. MAK V) MAKV=V2( J)
       3010 8
       CONTINU
16
C
    // END OF ELEMENTS READING //
Ċ
C
Ĉ
    ... PREPARATION OF VARIBUS TABLES LETC ...
C
       KOUC=D
       COUIN=5
       <00000=>
       DOSA EJ=1, MAKEJ
       IF(TYPE(EU).EQ.11) GOTO 56
       IF(TYPE(EJ) SQ.21) GOTO 58
       IF(TYPE(EJ).EQ.31) GOTO 60
       30TU 54
56
       KOUIN=KOUIN+1
       INA(KOULN) = EJ
       GOTO 54
       KDUC=KOUC+1
58
       COILES (KOUC) ≠ EJ
       VACS(KOUC)≈V1(EJ)
       VBCS(KOUC)=V2(EJ)
       GOTO 54
60
       KOUUD=KOUOD+1
       JPA(KOUOD)=EJ
       VACUS(KUUOD) ≠VI(SJ)
       V8UDS(KOUDD)=V2(EJ)
54
       CONTINUE
 **** RELATE COIL AND CONTACTS
C
       DOSO9 CN=1,KDUC
       KOUKT(CN)=0
509
       DOZII EJ=1, MA MEJ
       IF(COCO)L(EJ).EQ.O) GOTO 201
  ELSE THIS EJ IS A CONTACY. FIND RELAY SN TO WHICH IT BELONDS
C
C
       DD202 CN=1.KDUC
       IF(COILES(CN).NI.COCOIL(EJ)) GDTO 202
       KOUKT(CN)=KOUKT(CN)+L
       KIN=KOUKI(CN)
       KTE (CN » KTN) = E J
21.2
       CONTINUE
201
       SOMITMUL
C.
    // END OF TABLES ETC PREPARATION //
C
C
C
    ... DETERMINATION OF PRL(EJ) ' NEBAR(JV.NEBN) ...
       LEXAM, I=L OLOO
       PRL J(J)=0
       MARK(J)=0
       CUNTIMUL
```

```
DESKAM, 1=1, MAKEJ
      IF ((VI(LDEJ), EQ. ), OR, (MARK(LDEJ), Q.1)) GDTD32
      MARK(LDIJ)=1
      LV1=V1(LDEJ)
      LV2=V2(LDEJ)
      JTE=LDEJ+1
      JUS=LDEJ
      DOBA K=JTE, MAXEJ
      KVl=Vl(K)
      (V2=V2(K)
      IF(((KV1.EQ.LV1).AND.(KV2.EQ.LV2)).OR.
    1 ((KV1.EQ.LV2). AND. (KV2.EQ.LV1))) GOTO 36
      30T 34
      K IS PARALLEL TO LDEJ
C
      79 7 ++04=8 +
17
      MARK(K)=1
      JUS≈K
      CONTINUE
34
      CONTINUE
32
C END OF PARALLEL. NOW FIND NEBAR EDGES OF EACH VERTEX
      L3XAM, I=L 86 DC
      MARK(J)=0
      MJOB(J) * 0
      SONTINUE .
38
      DO40 J=1, MAXV
      DU42 K=1.8
      VEBAR(J,K)#0
42 SONTINUE 40 SONTINUE
      DOSS JV=3,MAXV
      NEBN=0
  DDA6 JE=1,MAXEJ
      IF(MARK(JE).EQ.L) GOTO 46
      IF((V1(JE).NE.JV).AND.(V2(JE).NE.JV)) GOTO 46
C
    ELSE JE IS A NEBAR OF JV
      NEBREN BLAL
      IF(NEBN.LE.8) GITC 47
      PRINT&8
      FORMAT(15%, *ERROR --- VERTEX NO. *, 12, *HAS MORE*,
68
    1 *THAN 8 NEIGHBOURING VERTICES. PROCESSING DELETED*)
      STOP
      VEBAR (JV. NEBN)=J
C NOW INVALIDATE PARALLELS IF NOT DONE ALREADY
      IF(MJDB(JE).EQ.L) GOTO 46
      MJOB(JE)=1
      JPE=PRLEJ(JF)
      DOS K=1, MAXEJ
      IF(JPE, LQ. 0) GOTO Se
      MARK(JPE)=1
      JPE=PRLEJ(JPE)
      CONTINUE
50
4.5
     CONTINUE
    CONTINUE
C
   // END OF PRL . NABAR DETERMINATION //
C
C
   ... READ TOR DATA, IF ANY, AND ALLOT TO PROPER COIL HO.S ..
C
```

```
IF (OPT (4) . NE. ICHS) GOTO 250
C ELSE THERE ARE TORS
       DO210 CM=1, 18
       PUD(CN)=0.0
       DOD(CN)=0.0
21
       CONTINUE
       READ212, EJ, PICD, DROPD
211
212 FORMAT (12,1X, F5, 1,1X, F5, 1)
       IF(EJ.EQ. 99) GDTO 250
C ELSE SEARCH COIL NO. OF THIS EJ AND RECORD DELAYS
       DO 214 CN=1, KOUC
       IF(COILES(CN).NE.EJ) GOTO 214
       PUD(CN)=PICD
DOD(CN)=DROPD
       PUD(CN)=PICD
       CONTINUE
214
       30TO 211
250
       CONTINUE
C
    /// END OF TOR DATA READING AND ALLOTMENT //
C
C
 ... PROCESS DIAGRAM PRINTOUT OPTIONS ...
    THESE ARE
1) LIST OF ELEMENTS
C
C
C
        2) TDR DATA
C
       3) STRUCTURE (TOPOLOGY)
C
       IF(OPT(1).NE.ICH2) GOTO 29
C ELSE PRINT LIST DE ELEMENTS
       PRINT 19
19
       FORMAT(////45%, *LIST OF ELEMENTS*/)
       DO 20 U=1,MAKEU
C SKIP UNUSED EJ NUMBERS
       IF(V1(J).EQ.D) 30TD 20
       PRINT21, J, V1(J), V2(J), TYPE(J), COCOIL(J), NAME1(J), NAME2(J)
       FOR MAT (40X, 12, 14 $, 12, 1H, , 12, 1H$, 12, 1H$, 12, 1H/, 2A4)
21
2
       CONTINUE
C ALSO PRINT TOR DATA IF ANY
       IF(OPT(4).NE.IC45) GOTO 29
       PRINTPL
       FORMAT(5X, *DATA ON TIME DELAY RELAYS*/)
22
       PRINT23, (COILES(CN), CN=1, KOUC)
       PRINT24, (PUD(CN), CN=1, KOUC)
       FORMAT(1%, *CDIL(EDGE) *, 17(12, 4%), 12)
FORMAT(1%, *PICK + DELAY *, 18(F5.1, 1%))
23
24
       PRINT 25, (DOD (CN), CN=1, KDUC)
       FORMAT(1X,*DROP*DELAY *:18(F5.1,1%))
25
29
       CONTINUE
C
C
       IF(UPT(2).NE.IC43) GOTO SUL
C ELSE PRINT INFO
       PRINTALL
       FORMAT(1H1, 15X, * DIAGRAM INFO PART- A*/
6. . .
     1 18%,*(A ZERO MEANS NIL)*)
       K=
       DU9 EJ=1.MAKEJ
     TYPE ( J) = INDICATES A NON EXSISTENT FOGE
   PEJ IS JARRAY 1 PREJ IS PRL(EJ) ARRAY (MAX 30 FOR A LINE )
```

```
IF(TYPE(EJ).EQ.3) 30T0 96
    ELSE ENTER IT IN THE GRRAY
C
       K=K+1
       > & J (K) = 2 J
       PRLJ(K)=PRLEJ(EJ)
       1F(K.LT.30) 3073 77
    ELSE THE ARRAY IS FULL & PRINT IT
C
       PRINTTZ, (PEJ(J), PREJ(J), J=1,80)
       FORMAT (5x, *EDGE*, 5x, 30(12,1x)/5x, *PARALLEL*,
72
     1 30 (1X, 12)/)
     RESET THE ARRAY POINTER TO ZERO
C
       K=:
       GOTO 90
C
    SEE IF ALL THE EDGES ARE DONE, ALTHOUGH ARRAY NOT FULL. IF
C
        YES - THEN PRINT ARRAY IF THERE IS ANYTHING COLLECTED IN IT
77
       IF( J.LT. MAXEJ) GOTO 90
       PRINT74, (PEJ(J), J=1,K)
       FORMAT (5X, *EDGE*, 5X, 38(12, 1X))
74
       PRINT75, (PREJ (J), J=1,K)
75
       FORMAT(5X, *PARAL LEL*, 30(1X, 12))
       CONTINUE
90
  *** EJ VS PRL PRINTOUT COMPLLETE. ***
C *** NJW PRINT PART-B OF DIAG INFO
101
       PRINT102
       FORMAT(///15%,*DIAGRAM INFO PART- B*//
     1 10%, *VERTEX LOWEST EDGE LEADING TO AN ADJACENT VERTEX*/)
       VXAM.E=VL AUIDC
C SKIP UNUSED VERTEX VO.S
       IF(NEBAR(JV,1).EQ.0) GDTO 104
       PRINT106, JV. (NEBAR(JV.K), K=1.8)
1/6
       FORMAT(13X, 12, 16, 4--*, 8(1X, 12))
104
       CONTINUE
C
C
     // END OF DIAGRAM PRINTOUTS //
C
301
      CONTINU
C
C
   ... INTERCHANGE, IF NECESSARY, VA ' VB OF COILS ' DD, S AND -
        DETERMINE EXTENSION CASES FOR COILS ...
C
C
C
   SET ALL ELEMENTS IN STATUS I
       DO222 EU=1. MAXEU
       UST(EJ)=1
222
       CONTINUE
   FIRST SETTLE COILS
       DD22% CN=1,KDUC
       VA=VACS(CN)
       VB=VBCS(CN)
       CALL PATH (VA, D1, L1)
       SALL PATH (VB, 52, L2)
       IF((L1*L2) . RQ . 1) GOTO 223
   ELSE INTERCHANGE VACS ' VEGS
       TEMP=VACS(CM)
       VACS(CM)=VBCS(CV)
       VBCS(CH)=TEMP
  THEN DETERMINE EXCASE (FOR COILS ONLY. OD, S JUST HANG)
       VA=VACS(CH)
       VB=VBCS(CN)
```

```
C ABOVE IS DONE SINCE VA . . VB MIGHT HAVE CHANGED
      CALL PATH(VA, DZ, SZA2)
223
      CALL PATH(VB, 01, EXBI)
      IF((LMA2.EQ.)).AND.(EXB1.EQ.8)) GOTO 226
      IF ((EXA2.EQ.1).AND.(EXB1.EQ.-)) GOTO 228
      IF((EXA2.EQ.D).AND.(EXB1.EQ.1)) GOTO 230
      EXCASE (CN)=4
       3070 224
      EXCASE (CN)=1
226
       30TO 224
     PRINT229, COILES(CN)
228
      FOR MAT(//35X, *CAUTION -- SHORT CKT CURRENT LIMITING RESISTOR*,
229
     1 * REQIRED IN +VE LEG 0+ COIL(EJ = *, 12, * )*)
      EXCASE(CN)=2
       30T0 226
       PRINT231, COILES(CN)
230
      FORMAT (//35%, *CAUTION--- SHORT CKT CURRENT LIMITING RESISTOR *,
231
     1 *REQIRED IN -VE LEG OFCOIL(EJ = *,12,* )*)
       EXCASE (CN)=3
       CONTINUE
224
C *** NOW SETTLE ODS
       DD232 DDN=1,KQUDD
       VA=VAGDS (ODN)
       VB=VBODS(ODN)
     CALL PATH(VA, 01, L1)
CALL PATH(VB, 02, L2)
      IF((L1*L2).EQ.1) GOTO 232
     remp=vaods(odn)
   VAGOS (ODN) = VBODS (ODN)
      VBODS(ODN)=TEMP
232
      CONTINUE
C
    // END OF VA, VB INTERCHANGE AND DETERM OF EXCASE //
C
C
    ... NOW PREPARE OF ARRAY ...
C
C
       IF(OPT(5).NE.ICH6) GOTO 267
    ELSE THERE ARE ADDITIONAL UP, S
C
       READ26 \rightarrow (ADO(J), J=1, 15)
       FORMAT(20(12,1X))
260
    AND YARRA NI S.COA SHT TUY VIHT
C
       AEXI=KOUOD+I
       K an
       DUZES SHENENT, 15
       <=K+1
       IF(*DO(K)*EQ**) GOTO 265
       JPA(SN)=ADO(K)
26
      CONTINUE
      KOUUP=15
       30TU 268
265
      KOUGP=5N-1
       GOTU 253
267 KOUOP=KOUOO
268 CONTINUL
C
    // END OF OP ARRAY PREPARATION //
C
C
    ... START OF AMALYSIS ...
C
```

```
7
C
C
   PUT THE SYSTEM IN NO POWER STAT
C
\mathsf{C}
        000.2 CN=1,KOUC
        COILEJ=COILES(CV)
        EUST(COILEJ)=0
        2RST(CN)=0
        CALL KES(CN,0)
302
        CONTINUE
        DOBER OPN=1.KOUDP
        JPAST (OPM)=0
        EJ=OPA(OPN)
        =JST(FJ)=0
303
        CONTINUE
C
     ANALYSIS IS DONE ACCORDING TO WHETHER
C
      THERE ARE OR NOT ANY TOR, S
C
        JPOWER=1
        [F(CPT(4).EQ. IC+5) GOTO 351
C
     ELSE THERE+ARE NO TOR .S
        CALL ANLYSI (JNEXT)
        IF(JNEXT.EQ.1) 30TO 11
        STOP
351
      CALL ANLYSZ(JNEKT)
        [F(JNEXT.EQ.1) GOTO 11
       STOP
       END
SIBFTC UPPEDA
        SUBROUTINE ANLYSI(JNEXT)
C
       INTEGER FMA(5), = MB(9), FMC(3), FMFT(10), FMST(8),
     1 FNFS(10), FNSS(8)
       INTEGER CN, REPORT, STATE, EVCOM(16), FINISH
        INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES (18), VACS(18),
     1 VBCS(18), VADDS(16), VBODS(16), KOUKT(18), KTE(18, 12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
     3 DIAGN, OPA(16), PRIEJ(99), QPED, QPSD, VALQ(30),
     4 EVNTEU(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 [NAST(16), OPAST(16), PRST(18)
       DIMENSION PUD(18), DOD(18), WAITT(20)
       COMMON VI, V2, TYPE, I HA, COILES, VACS, VBCS, VACOS, VBCDS, KOUKT, KTE,
     1 EJST. EXCASE. ADO, NEBAR: DIAGN: PUD: DDD; KOUIN, KOUOP, KOUOD, KOUG, MAXEJ.
     2 MAXV, OPA, PRLEJ, JPED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, OPAST, PRST, JPOWER
       DATA FINISH/SH*BEND/, NEXTCK/SH*MEXT/
       DATA FMA/30H(5X, 2HIN,
                                       K,3HOUT/)
                                                     /.FMB
                       (12,1X), SH STATE,
     1/54H( 5%,
                                                         (12,11)
                                 (1H ))/,FNFT
                        5%.
        DATA FMC/18H(
                        (1M, 11, 1x),
                                        BH TRANS
                                                               (1X, II, 1X)) /
     1/50H( 5%,
                                       THTRANS
       DATA FNST/48H
                         • (
                                  X.
                                                             (lx, Il, lx)) /
       DATA JSTEDY/SH STEDY/SKSTEDY/SHSTEDY /
       CONSTRUCTION OF PRINT FURNATS
C
       <! #KUUIN
       KD=KOUUP
       KA= *KI-1
       KAB#3*(KZ+KO)+8
       (C=) #KI+6
```

```
WRITE(99,11)KA, (1, KO, KAB, KI, KO, KC, KO
      FORMAT (BY6)
11
      READ(99,12)FMA(3),FMB(2),FMB(7),FMC(2),FNFT(2),FNFT(8),
    1 FNST(2) FNST(6)
      FURMAT (8A6)
12
       GENERATE FNS FROM FNFT
C
      WRITE(99,15)(FN=T(J),J=1,5),JSYEDY,(FNFT(K),K=7,10)
      FORMAT(10A6)
15
      READ(99,15)(FNFS(J),J=1,10)
       SIMILARLY GENERATE FAFS FROM FAST
C.
      WRITE(99,17)(FNST(J),J=1,3),KSTEDY,(FNST(K),K=5,8)
      FORMAT (8A6)
17
      READ(99,17)(FNSS(J),J=1,8)
C
      PRINT ANALYSIS HEADINGS
      PRINT32
      FOR MAT(////25 X, *ANALYSIS#/)
      WRITE ( O. FMA)
      NRITE(6, FMB)(INA(J), J=1, KI), (OPA(K), K=1, KO)
      WRITE (6, FMC)
      NEVC=0
      DD45 CN=1,18
DDD(GN)=0.0
PUD(CN)=0.0
CONTINUE
PRIOCE(1)=0
      REAUS5, (EVCOM(I), I=1,16)
51
      FORMAT(16A5)
55
      IF(EVCOM(1).NE.FINISH) GOTO 60
                                  FORMAT(//30%,*// END OF ANALYSIS //*)
58
      IF (EVCOM(1); NE-VEXTCK) GOTO 65
6.
                        PRINTER
C
     PROCESS NEXT DKT
      JNE T#1
      RETURN
      VE V = N : V : +1
65
      PRINT68, NEVE, (EVCOM(I), I=1,16)
      FORMAT (2X,12,*) *,1645)
68
     THEN READ THE IMPUTIVENT DATA
C
     FORMAT(18(12,1X,11,1X))
71
     THEN PLANT THIS EVENT IN THE SYSTEM
C
      CALL UPISTA
     INITIALIZATIONS FOR THE SCAN
C
      DOS9 CM=1, KOUC
      KOUSC(CN)=0
89
      REPORT#1
      CALL SCANCL(STATE)
91
      THEN CHECK WHETHER THIS IS A TRANS OR STEDY STATE
C
      IF(STATESEQ.31 SUTO 10)
      ELSE IT IS ONLY A TRANS STATE (TRF-Q NOT YET EMPTY)
C
      SUTU(94,95),REPORT
      FIRST REPORT FOR THE EVENT ' STATE IS TRANS
C
      ARITE (O, FNFT) (INAST (J), J=1, KI), (GPAST(K), K=1, KO)
      IF (DIAGN. FQ. 1) TALL DIAGNS
      REPURT=2
      3010 91
```

```
PRINT SUBSEQUENT REPORT FOR HE EVENT , STATE IS TRANS
      WRITE (6, FNST) (3 > AST (K), K=1, KO)
95
      IF ( DIAGN. EQ. 1 ) SALL CIAGNS
      THEN DETERMINE THE VEXT STATE
C
      GOTO 91
      STATE IS STEDY
C
      30TU(114,115), REPORT
101
     WRITE (6, FNFS) (IVAST (J), J=1, KI), (OPAST(K), K=1, KO)
114
       IF(DIAGN.EQ.1) CALL CIAGNS
      ELSEGOTO READ NEXT EVENT
C
       30T0 51
       NRITE(6, FNSS) (OP AST (K), K=1,KO)
115
      IF(DIAGN.EQ.1) CALL DIAGNS
      ELSE GOTO READ NEXT EVENT
C
       30T0 51
       END
$IBFTC JPPEDB
      SUBROUTINE ANLYS 2 (JNEXT)
THIS SUB. DOES AVALYSIS OF THE CIRCUIT HAVING TOR, S
C
      INTEGER FMJ(5), FMK(12), FML(3), FEFT(13), FRFT(9), FST(8),
     1 FEFI(13), FEFS(18), FRFI(9), FRFS(9), FSI(8), FSS(8)
      INTEGER CN, REPORT, STATE, EVCOM(16), FINISH, SLOCYC
      INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 VBCS(18), VAODS(16), VBODS(16), KOUKT(18), KTE(18,12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
    3 DIAGN, DPA(16), PREEJ (99), OPED, OPSD, VALQ(30),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 INAST(16), OPAST(16), PRST(18)
       DIMENSION PUD(18), DOD(18), WAITT(20)
       COMMON V1, V2, TYPE, INA, COILES, VACS, VBCS, VACOS, VBCDS, KOUKT, KTE,
     1 EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MANY, OPA, PRLEJ, 3 PED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 (DUSER, WAITT, INVIST, OPAST, PRST, JPOWER
       DATA FINISH/5H*8 END/, NEXTCK/5H*NEXT/
       DATA JIMIDT/6HQJASI / JSTEDY/6HSTEDY /
     (I2,1X),6HSTATE,
                                                                    (IREL
     22,1711 /
       DATA FML/18H(1H , (1H ))/,FEFT
     1/78H( 4X, F7.1, 1K, F5.1, 1K, (1X, 11, 1X), 6HTRANS,
     2 (LK, IL, 1X)) /
      DATA FRET/54H( AX, F7.1, X, 6HTRANS ,
                                                            (10, 11, 10)
    1) /
                      ( X, SHTRANS ,
                                                     (1Mollolm)) /
       DATA FST/48H
      KI=KOUIN
      KO=KOUOP
      KJ=3*K1 2
      KJK=3*(K1+K0)+23
      KL=J*KI+I
      KM=18+10KI
      WRITE(99,11)KJ,KI,KO,KJK,KI,KO,KL,KO,KM,KO
11
      FORMAT(1016)
      READ(99,12) FMJ(3) .FMK(6) .FMK(1) .FML(2) .
     1 FEFT(5), FEFT(11), FR FT(5), FRFT(7), FST(2), FST(6)
      FORMAT(1 A6)
12
      GENERATE FEFT ' FEFS FROM FEFT
```

```
WRITE(99,15)(FEFT(J),J=1,8),JIMIDT,(FEFT(K),K=1,,13)
15
       FORMAT(13A6)
       READ(99,15)(FEFI (J), J=1,13)
       WRITE (99, 15) (FE=T(J), J=1,8), JSTEDY, (FEFT(K), K=10, 13)
       REAU(99,15)(FEFS(J),J=1,12)
       LIKEWISH GENERATE FREE FRES FROM FRET
C
       WRITE (99, 15) (FRET (J), J=1,4), JIMIDT, (FRET (K), K=6,9)
       READ(99,15)(FRF[(J),J=1,9)
       WRITE(99,15)(FR=T(J),J=1,4),JSTEDY,(FRFT(K),K=6,9)
       READ(99,15) (FRFS (J), J=1,9)
       GENERATE FSI 1 = SS FROM FST
C
       WRITE(99,15)(FST(J), J=1,2), JIMIDI, (FST(K), K=5,8)
       READ(99,15)(FSI(J), J=1,8)
       WRITE(99, 15)(FST(J), J=1, B), JSTEDY, (FST(K), K=5,8)
       READ(99:15)(FSS(J), J=1.8)
C
         PRINT ANALYSIS HEADINGS
       PRINT32
32
       FOR MAT(////25%, * ANALYSIS*/)
       WRITE(6, FMJ)
       ARITE(6, FMK)(INA(J), J=1, KI), (OPA(K), K=1, KO)
       WRITE (6, FML)
C
      INITIALIZATIONS FOR THE WAIT O
       DOP1 J=1,20
       PRIOCL(J)=0
       31
       CONTINUE
       RUNT=00000.0
       NEVE=0
51
       READ55, (EVCOM(I), I=1, I6)
55
       FORMAT(16A5)
       IF(EVCOM(1).NE.FINISH) GOTO 60
       PRINTSA
58
       FORMAT(//30%, *// END OF ANALYSIS //*)
6
       IF (@VCOM(1).NE.NEXTCK) GOTO 65
       PRINT58
      THEN PROCESS NEXT CKT
       JN | | | | | | |
       RETURN
65
       NEV = N \cdot V \cdot + 1
       PRINTAS, NEVE, (EVCOM(J), J=1,16)
68
       FORMAT(//1H .12,*) *.15A5)
       THEN READ TLY
C
       READIDATLE
70
       FORMAT(F5.1)
       RTE=TLI
C
       THEN READ EVENT DATA
       READ71, (EVNTEJ(J), EVNTST(J), J=1,16)
71
       FORMAT(16(12,1%, 11,1%))
       PLANT EVENT IN THE SYSTEM
C
72
       CALL UPISTA
       ₹UNT≈RUNT+RTE
       DO75 CM=1.KDUC
75
       COUSER(CN)=0
        INITIALIZATIONS FOR THE SCAN
C
77
       DOMA CH=1,KDJC
89
       KOUSC(Cm)=
       REPORT#1
```

```
THEN D GET THE VEXT STATE
C
101
       CALL SCANGL(STATS)
      THEN FIND WHICH STATE IS REACHED
C
C
           STATE = 1 FOR TRANSIENT, =2 FOR QUASI '=3 FOR STEADY STATE
       IF(STATE.EQ.1) GOTO 121
       IF (STATE . EQ. 2) 3070 141
       ELSE STATE IS 3 (STEDY STATE ON INPUT EVENT)
C
       GOTO(100,114), REPORT
       WRITE (5, FEFS) RUNT, TLI, (INAST(J), J=1, KI), (OPAST(K), K=1, KO)
104
       IF (DIAGN. EQ. 1) DALL DIAGNS
       THEN GOTO READ VEXT EVENT
C
       3010 51
       STEDY STATE IS REACHED FOR THIS INPUT EVENT ON A SUBSEQUENT SCAN
C
       NRITE(6, FSS)(OPAST(J), J=1, KO)
114
       IF(DIAGN. EQ.1) CALL DIAGNS
       GOTO 51
       SO AT IS TRANS FOR THE IMPUTATIVENT
121
       GOTO(124,134) . REPORT
124
       WRITE(6, FEFT) RUNT, TLI, (INAST(J), J=1, KI), (OPAST(K), K=1, KO)
       IF (DIAGN. EQ. 1) CALL DIAGNS
       REPURT=2
       30TU 101
       WRITE(6, FST)(OP4 ST(K), K=1, KO)
134
       IF(DIAGN.EQ.1) CALL CLAGNS
0
        DETERMINE NEXT STATE
       SOTO 101
C
       A QUASI STEADY STATE HAS REACHED
       SOTU(154,164), REPORT
141
       ARITE(6, FEFI) RUVT, TLI: (INAST(J): J=1, KI), (OPAST(K): K=1, KO)
154
       IF(DIAGN.EQ.1) TALL DIAGNS
       SINCE SOME TIMERS ARE IN WAIT-O
       3070 171
       WRITE(6, FSI)(OPAST(K), K=1, KO)
164
       IF(DIAGNAEQAL) JALL DIAGNS
171
        CONTINUE
C
       NOW READ NEXT INPUT EVENT ' DETERMINE WHETHER THE INPUT OR THE
C
            SWR SHOULD 3E ATTENDED TO FIRST (SWR MEANS THE WAITING RELAY
C
            WITH SMALLES T WAITT IE HAVING HIGHEST PRIORITY)
       1 EV = N . V +1
       READ55, (EVCOM(1), 1=1, 16)
С
        CHLCK IF EVENTS HAVE ENDED UP
       [F((EVCOM(1).NB.FINISH).AND.
     1 (EVCOM(1).NE.NE(TCK)) GOTO 201
        ELSE IT IS FINISH OR NEXTCK
      EVENTS HAVE ENDED UP BUT TIMERS ARE STILL WAIT-Q. THEY ALL MUST BE SER
       RT#=999999.9
       30TU 251
        READ ALSO THE TLI ' INPUT DAYA
201
       READID: LI
       READYL (EVMTEJ(J) EVMTST(J) ,J=1 . 16)
251
       CONTINU
       CALL PWITRS
       NOW CHECK WHETHER SWE OR THE INPUT READ ALREADY SHOULD BE ATTENDED TO SWT=WAITT(1)
       IF (SWT & GY & RTE) GENTO 12 % A
       IF(SWTergeRTE) 30TO 2001
```

ELSE SWI IS LIRTER HENCE SWE TO BE SERVED FIRST

```
RUNT = RUNT + SWT
       RTE=RTE-SWT
C
        INITIALIZATIONS FOR THE SCAN
       00289 CN=1.KDUC
261
289
       COUSC(CN)=0
       REPORTED
       CALL SERADQ(SLOCYC)
       IF(SLOCYC.EQ.O) GOTO 301
       ELSE SLOW CYCLING OCURRING. MESSAGE ALREADY PRINTED INSUB. SERADO
       STOP
301
        CALL SCANCL(STATE)
       SHECK WHICH STATE REACHED
       IF(STATE . EQ. 1) 3073 351
       IF(STATE .EQ.2) 3070 381
C
       ELSE STATE=3(STEDY STATE)
C
Ċ
       NOTHING IN ANY 2 AFTER UPDATING TOR
C
       SOTO (304, 314) , REPORT
C
       STEDY STATE ON FIRST SCAN ITSELF
304
       WRITE(6, FRESTRUNT, (OPAST(K), K=1, KD)
       IF(DIAGN.EQ.1) CALL DIAGNS
       SOTO 320
314
       WRITE(6, FSS)(OPAST(K), K=1,KO)
       IF(DIAGN.EQ.1) DALL DIAGNS .
32
       CONTINUE
       NOW NATURALLY EN HAVE TO ATTEND TO THE INPUT EVENT READ ALREADY
       IF(EVCOM(1).NE.FINISH) GOTO 333
       PRINT58
       STOP
       IF(EVCOM(1).NE.NEXTOK) GOTO 335
PRINTS &
       JNEXT=1
       RETURN
335
       CONTINUE
C
        SO WE HAVE TO SERVE THE EVENT READ ALREADY
C
       PRINTES, HEVE, (EV COM (J), J=1,16)
       GOTO 72
      TRANS STATE AFTER TOR UPDARING
C
       3070(354,364),REPORT
351
       WRITE(6, FRFT) RUNT, COPAST(K), K=1, KO)
354
       IF(DIAGN. EQ.1) CALL DIAGNS
       REPORT=2
       GOTO % 1
       WRITE(6,FST)(OPAST(K),K=1,KU)
354
       IF(DIAGN.EQ.I) CALL DIAGNS
C
       SOTO BUL
       A QUASI STEDY STAFE HAS REACHED
C
       SOTO(384,394),REPORT
381
       WRITE (6. FREI) RUNT ( OPAST (K) K=1, KD)
384
       IFIDIAGN. EQ. 2.1 CALL CLAGMS
       3010 397
       WRITE (6, FSI) (OPAST(K), K=1, Kb)
390
```

[FIDIAGNAEQal] SALL DIAGNS

```
CONTINUE
397
C
        QUASI STATE HAS BEEN PRINTED DUT. CHECK WHETHER
C
C
             HAT LEST NOW IMPUT " VEHT SAM BE ATTENDED TO
C
1001
       CONTINUE
       EVENT HAS BEEN READ AND IT IS FOUND THAT THIS EVENT SHOULD BE ATTENDED
C
C
          TO FIRST THAN SWR
       PRINTS8, NEVE, (EVCOV(J), J=1, 16)
C
       THEN REDUCE WAITT OF ALL THE WAITERS BY RTE
       DO1009 J=1,20
       IF(PRIOCL(J).EQ. 0) GOTO 72
       MAITT(J)=WAITT(J)-RTE
1009
       CONTINUE
       GOTO 72
2001
       CONTINUE
C
C
       INPUT EVENT HAS BEEN READ ! IT IS FOUND THAT SWR ! INPUT
C
           SHOULD BE JPDATED SIMULTANROUSLY
C
       DO2009 J=1.KOUC
2009
       COUSER(J) =0
       CALL UPISTA
       CALL SERADQ(SLOCYC)
        SLOCYC=1 RULED OUT HERE, HENCE NOT CHECKED
       PRINT2012
2012
       FORMAT(6%.*SIMULTAMECUSLY*)
       PRINT2018, NEVE, ( EVCOM(J), J=1, 16)
      FORMAT(1H , 12,*) *, 16AB)
2018
       RUNT=RUNT+RTE
C
       THEN GO TO UPDATE THE SYSTEM TO NEXT STATE
       GOTO TO
       END
SIBFTC JPPEDD
       SUBROUTINE DIAGNS
C
C
       INTEGER EJ, PEJ(NO), PST(NO)
       INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 V8CS(18), VAGDS(16), V8GDS(16), KJUKT(18), KTE(18,12),
     3 DIAGN. OPA(16).PRUBJ1991, QPED, QPSD.VALQ(30).
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIDCL(20), KOUSER(18),
     5 INAST(10), OPAST(10), PRST(10)
       DIMENSION PUD(18),000(18), WAITT(20)
       COMMON VI, V2, TYPE, INA, COILES, VACS, VBCS, VACOS, VBCDS, KOUKT, KTE,
     1 EUST, EKCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, QPED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
    3 KOUSER, WAITT, INDST, OPAST, PRST, JPOWER THIS SUBROURINE PRINTS OUTSTATUS OF ALL THE RELAY COILS AND
C
     THEIR CONTACTS AT THE TIME OF SYSTEM STATUS REPORTEDLAST BY THE
     MAIN PROGRAM. STATUS P OF INPUT CONTACTS ' OUTPUT DEVICES ALREADY
C
      B) EDGES REPORTED IN A LINE
C
C
       DOIS SUPL, MAKEU
```

```
JT= YP (FJ)
      JI = - MEANS A -NON-LNISTENT EDGE NO.
C
       IF ((JT. EQ. 0)). OR. (JT. EQ. 11). CR: (JT. Gh. 31)) GOTO 7
      FLSE ENTEL IT IN THE ARRAY
C
       K=K+1
       PEJ(K)=[J
       PST(K) = JST(EJ)
       IF(K.LT.30) GOTA 7
      ELSE THE ARRAY IS FULL PRINTEIT
C.
       PRINTLI, (PEJ(J), J=1,3%)
       FORMAT (/ 22X ,*DIAGNOSIS*/22X ,*EDGE = * ,30 (12,1X))
11
       PRINT12, (PST(J), J=1, 30)
       FORMAT (20X, *STATUS= *, 30 (1X, 11, 1X))
12
      RESET THE ARRAY POINTER TO ZERO
C
       K=0
       30TU 19
C
C
     SEE IF ALL THE EDJES ARE DONE . EVENTHOUGH ARRAY NOT FULL. IF
C
       YES THEN PRINT ARRAY OF THERE IS ANYTHING IN IT.
C
        IF (EJ.LT. MAXEJ) GOTO 19
7
        IF(K.EQ. 0) GOTO 19
        PRINT11, (PEJ(J), J=1, K)
        PRINTIZ. (PST(J), J=1.K)
19
        CONTINUE
        RETURN
        END
SIBFTC JPPEDE
        SUBROUTINE ENTPRO(CN, DELAY)
C
       THIS SUBS ENTERS A COIL AT THE PROPER PLACE(POSITION) IN
c
C
        THE PRIORITY QUEUE(WAIT-Q) . STRAIGHT INSERTION IS USED.
C
        INTEGER CN. OF
        INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
      1 VBCS(18), VADDS(16), VBDDS(16), KDUKT(18), KTE(18,12),
      2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
       DIAGN, OPA(IA), PRIEJ(99), OPED, OPSD, VALQ(30),
      4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
      5 [NAST(16); OPAST(16); PRST(18)
        TIM NSION PUDGES, DOC(18), WAITT (20)
        COMMON VI, V2, TYPE, IMA, COILES, VACS, VBCS, VAODS, VBODS, KOUKT, KTE,
      1 EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
      2 MAXV, OPA, PREEJ, JPED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
      3 KOUSER, WAITT, INAST, OPAST, PRST, JPOWER
        3P=20
       HIGHEST POSITION A COIL CAN BE IN Q IS 18
C
        aP=aP=1
1
        TF(QP.EQ.D) GOTO 3
        [F(DELAY.GE.WAITT(DP)) GOTO 3
       ELSE DELAY IS LT WAITT(QP). SHIFT PRICCL(QP) ONE PLACE TO RIGHT
C
        PRIUCL(OP+1)=PRIUCL(QP)
        WATIT (OP+1) = WATIT (OP)
        THEN COMPARS WITH THE NEXT LOWER POSITION
C
        30711
        PUT ON THE REAR OF UP
C
        PRINCL(NP+1)=CH
À
        MAITT (QP+I)=DELLY
```

```
RETURN
        END
SIBETC JPP DE
        SUBROUTINE KES(IN, ST)
        INT GER CN.ST.EJ
        INT GER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 VBCS(15), VADDS(16), VBODS(16), KBUKT(18), KTE(18,12),
     2 EUST(99), EXCASE(18), ADJ(20), NESCR(99,8),
     3. DIAGN, OPA (16) . PRLEJ (99) . QPED, QPSD, VALQ (30).
     4 EVNIEJ(16), EVNIST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 [NAST(16), OPAST(16), PRST(18)
        DIMENSION PUD(18), DOD(18), WAITT(20)
        COMMON V1, V2, TYPE, INA, COILES, VACS, VACS, VACOS, VBODS, KOUKT, KTE;
     1 EJST, EXCASE, ADO, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, QPED, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, OPAST, PRST, JPOWER
         THIS SUB-SETS THE STATUS OF THE CONTACTS OF RELAY COIL CN CORRESPONDING TO STATE ST OF THE COIL. TRANSFER
C
C
C
                CONTACTS ARE ALSO SET TO THER FINAL ( NOT TRANSITORY) STATE
        MAXKT=KOUKT(CN)
        IF(ST. EQ. 1) GOTO 51
C
    ELSE ST IS 0
C
        JU49 KTN=1, MAXKE
        EJ=KTE(CN,KTN)
        JT = TYP \oplus ( \oplus J)
        IF((JT.EQ.1), OR. (JT.EQ.3), OR. (JT.EQ.5)) GOTO 11
        EJST(EJ)#1
        SOTO 49
11
        EJS7(EJ)=0
        CONTINU
        RETURN
        DO99 KTN=1, MAXKT
51
        EJ=KTE(CN,KTY)
        JT=TYP ( J)
         IF((JT.EQ.2).0%a(JT.EQ.4).0R.(JT.EQ.6)) GOTO 61
        EJSI(EJ)≈1
        30TU-99
61
        #JST([J]) # 0
99
        CONTINUE
        RETURN
        END
$18FTC JPPEDG
        SUBBOUTING PATHICS V. GV. LUCKI
   THIS SUBROUTINE RETURNS LUCK-I OR B ACCORDING AS TO WHETHER
   THERE IS OR THERE IS NOT A TRANSMISSION (PATH) BETWEEN
C
   VERTEX SV AND GV
C
        INTEGER SV, GV, MERK(99), VL, STP, VSTK(30), BNSTK(30),
     1 VX 9 BRNG ST SVA OV BOTH
        INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(16),
     1 VBCS(18), VADDS(18), VBDDS(18), KOUKT(18), KTE(18,12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
       DIAGN. OPA(16) .PRLEJ(99), OPTO, OPSO, VALO(31),
     4 EVNIEJ(16), EVNTST(16), KOUSC(18), PRICEL(20), KOUSER(18),
     5 INAST (10), OPAST(10), PRST(18)
        DIMENSION PUD(13) DOD(18) WAITT (20)
        COMMON VI.V2, TYPE, INA, COILES, VACS, VBCS, VACOS, VBCDS, KOUKT, KTE,
```

```
1 EJST, AMCASE, ADD, NEBAR, DEAGN, 200, DOD, KOUIH, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, QPED, QPED, VELO, VETEJ, EVNTST, KOUSC, NEVÉ, PRIOCL,
     3 KOUSER, WAITT, INAST, UPAST, PRST, JPOWER
C
C
       IF(SV.EQ.GV) GOTA 999
       DOI J=1, MAXV
1
        MARK(J) = 1
        VL = 5V
        STP=1.
        VSTK(STP)=VL
11
        MARK(VL)=1
        BNSTK(STP)=1
       VX=VSTK(STP)
        3RNO=BNSTK(STP)
6
        EJT = NEBAR (VX . BRYO)
       IF(EJT.EQ.0) GOTO 101
        GOTO 103
        STP=STP-1
101
        IF(STP.NE.D) GOTO 102
       LUCK#0
        RETURN
C TRY NEXT BRANCH OF THE EARLIER VERTEX
        VX=VSTK(STP)
        BNSTK(STP)=BNSTK(STP)+1
        SOTO 6
       VA = V1 ( EJT )
103
       V8=V2(EJT)
       IF(VA.EQ.VX) GOTO 3
        VPV=VA
        GOTO 4
        NP V=VB
Č
C
   NOW SEE IF WE CAN ACTUALLY EXTEND PATH TO NPV THRU EJT
C
   1) NO USE EXTENDING PATH TO NPV IF IT HAS BEEN ALREADY
C
     TRAVERSED(IE IS MARKED)
   2) WE CANNOT TRAVERSE THEEDGE IF IT IS A COIL OR AN OUTPUT DEVICE
3) IF EJT IS A DIODE' 3V=01 THEN TRANSMISSION ALLOWED ONLY IF
VERTICEJT)=NPV . IF GV=02 THEN TRANSMISSION POSSIBLE ONLY IF
C
C
C
C
       VERT2(EJT)=NPV
Ġ.
        TE(MARK(NEV), EQ. 1) GCTU 5
        JRP=L
          JPF= AS LONG AS ONLY RESISTORS ARE FOUND
C
        DUZUL J=1.MANEJ
        TP= YP ( JT)
        IF((TP. 00.51).AND.(JRP. 00.0)) GOTO 151
        IF((IP.EQ.51).AVD.(JRP. | Q.1)) GOTO 195
        IF((TP.EQ.21).0R.(TP.EQ.31)) GOTO 195
   ELSE EUN IS A DIDDE DE A CONTACT
C
C.
        IF(TP. EQ. 61) GOTE 191
   FLSE EJS ISON CONTACT
        IF(EUST(EUT).EO. 1) GETO IGZ
        30TH 195
        CONTINU
```

```
161
       CONTINUE
       EJT=PRLEJ(EJT)
       IF(EUT.EQ.6) GOTO 202
       SOTU 2 1
C
С
   FOR DIODE
191
       IF(((GV.EQ.D1).AND. (VAUL Q.NPV)).OR.
     1 ((GV.EQ.02).AND.(VB.EQ.NPV))) GOTO 202
195
       EJT=PRLEJ(EJT)
       IF( JT.EQ.O) GOTO 5
201
       CONTINUE
      VL=NPV
202
       IF(VL.EQ.GV) GOTO 999
       STP=STP+1
       30YU 11
       3NSTK(STP)=BNSTK(STP)+1
       GOTO 6
999
       LUCK#1
       RETURN
       END
SIBFTC JPPECH
       SUBROUTINE PWATES
C
       THIS SUB, PRINTS DATA ABOUT THE RELAYS WHICH ARE IN THE
C
       WAITING PHASE DUE THE PUD OR DOD
      INTEGER CN.EJ.PEJ(20), PST(20)
       INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 VBCS(18), VADDS(16), VSODS(16), KOUKT(18), KTE(18,12),
     2 EJST(99), EKCASE(10), ADD(20), NEBAR(99,8),
     3 JIAGN, OPA(16), PRLEJ(99), OPED, OPSD, VALQ(30),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 INAST(16) OPAST(16) PRST(18)
       DIMENSION PUD(18), DOD(18), WAITT(20)
       COMMON VI, VZ, TYPE, INA, COILES, VACS, VBCS, VACDS, VBCDS, KOUKT, KTE,
     1 EUST, EXCASE, ADO, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     Z MAXV, OPA, PRESU, JPED, OPSD, VALO, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, UPAST, PRST, JPOWER
       0099 J#1,2
       IF(PRINCL(J), EQ. J) GOTO 121
      PRIOCL(J)=0 BEFORE J=20. THUS THE VALUE OF J WILL
         BE AVAILABLE DUTSLOE DO LOOP
        IN= PRIOCL(J)
       EJ=CDILES(CN)
       U == (U)U图9
       PST(J) = JST(J)
99
       COMITMUL
121
       PRINTIDA
       FORMAT(/9X**TIMERS*)
134
       J=J-1
        PRINTIAT, (PLJ(K), PST(K), K=1, J)
       FORMAT(6%, *RE(SY) *, 20(12, 1H(; 11, 2H) ))
147
        PRINTISO: (WAITT(K): K=1.J)
        FORMAT(SN, * WAIT! #, 2 F5.1)
156
       RIUT IS
       END
SIBFTC JPP DJ
        SUBROUTING SCAMPL(STATE)
C
     THIS SUB UPDATES THE COLL STATUS TO 10, 1,2,3,0 OR 9
C
```

```
C
      PUTTING SOME COLITIES ERHOG TELWEST OF IF SO REGIRED.
C
      ALSO UPDATES CONTICTA OF THE LIYS, WITHTHE AND IT DETERMINAS
      STATE (#) FOR TREESPORTS = 2 FOR IMIDT , =5 FOR STEADY STATE )
C
       INTEGER CN. VA. VB. COSL J. PREVST. PL. PE. PS. PA. SCANST, QENTRY, STATE
       INT GER REGISTIES
       INTEGER V1(99), V2(99), TYPE(99), IHA(16), COILES(18), VACS(18),
     1 VBCS(18), VADDS(1:), VBBDS(10), KOUKT(18), KTF(18, 12),
     2 EJST(99), EXCASE(18), ADD(20), LEBAR(99,8),
       DIAGN. OPA(16), PRELJ(99), QPEU, QPSD, VALQ(DI),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 [NAST(16), OPAST(16), PRST(18)
       DIMENSION PUD (18), DOD(18), WHITT (20)
       COMMON V1. V2. TYPE, INA, COILES, VACS, VBCS, VACDS, VBODS, KOUKT, KTE,
     1 EJST, EXCASE, ADG, REBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, JPED, GPSD, VALU, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, OPAST, PRST, JPDWER
       IF(JPOWER.NE.1) GOTO 501
        CALL STYDPA
        JPOWER=2
       STATE=1
       RETURN
501
        CONTINUE
        )0599 CN=1,KJUC
        VA=VACS(CN)
        VB≈VECS(CN)
        JEXT=EXCASE(CN)
        GOTU(510,510,510,540),JEXT
       CALL PATH (VA. 01. P1)
510
        IF(PleEQeO) 3013549
        CALL PATH (VB, 02, P2)
       IF(P2.E0.0) GOTO 549
        IF (EXCASE(CN).EQ.1) GOTO 548
        IF(EXCASE(CN).EQ.2) GOTO 521
        CALL PATH(VB. 01. P4)
        IF(P4.E0.1) GOTO 549
        GOTO 548
        CALL PATH (VA, 02, PD)
521
        IF(P3.EQ.1) 3010 509
        GOTO 548
C
C
         CALL PATH(VA, 1,P))
500
        CALL PATH(VB, 02, P2)
        CALL PATH(VA: (2, PE)
         CALL PATH(VB. 12 . PA)
        1F((P1*P2*(1-P3)*(1-P4):001):JRo
      1 ((1 P1)*(1-P2)*2 *P/.EQ.1)) GUID 548
        SCANST
549
        GONO 551.
56.9
        SCARST#1
        CONTINUE
550
        REQUIT(CM) =SCANST
599
        CONTINUE
        KTCH#
        DUEGO CH=1.KJUC
C
        JP=PKST(CN)
        JS=F QSI(CN)
```

```
IF((JP.EQ.I). AND.(JS.: J.)) 5000 690
       1 F((JP. PQ.8). AND (JS. PQ.1)) . G() 7 699
       1-F((JPolQo9) AND (JSolQo )) GRED 699
    ELSE COILSTATUS CHANGE DECURED
C
       KOUSC(CN)=KOUSC(CH)+1
       IF(KOUSC(CN), LT, 5) 6010 615
       PRINT613.COTLF.
       FORMAT(//20%, *CYCLING DOURRING THROUGH RELAY(EJ= *.
613
     1 12,*). PROCESSING TERMINATIO*)
       STOP
       IF(\JP.EQ.0). AND. (JS. EQ.1)) GOTO 11
615
       IF((JP.EQ.2).AND.(JS.EQ.7)) GOTO 631
       IF((JP.EQ.1). AND. (JS.FQ. )) GOTO 61
       IF((JP.EQ.3).AND.(JS.EQ.1)) GOTO 631
       IF((JP.EQ.2). AND. (JS.ED.1)) GOTA 81
       IF((JP.EQ.3). AND. (JS.EQ.6)) GOTO 81
C
   ELSE(JP=8.JS=0) OR (JP=9.JS=1)
       SOTO 71
C
      JP=0 ' JS=1 (COLL IS TO BE PICKED-UP)
       IF(PUD(CN).EQ.D.O) GOTO 621
11
       DELAY=PUD(CN)
       CALL ENTPRO(CN. DELAY)
      PRST(CN)=8
THEN DONOT RETREAR
      THEN DONOT RETREAT. CONTINUE SCAN
r.
      30T0 699
KTCH=1
621
      CALL UPQE(CN, 1, QENTRY)

[F(QENTRY.EQ.1) GOTO 622

PRST(CN)=1
      PRST(CM)=1
       30TG 699
      PRST(CN)=2
GOTO 699
622
      75 = 5 | 12 = 0 | ...
       KTCH=1
631
       CALL KFS(CN,US)
      PRST(CN)=JS
       GOTH 699
      JP=1,JS=D RELAY IS TO BE DRPPED
C
       IF(DDD(CN).EQ.C. ) GETO 641
61
       DELAY=DOD(CM)
       CALL ENTPRO(CN, JELAY)
       PRST(CN)=9
       3010 699
641
       KTCH=1
       CALL UPOL (CN, C. D NTRY)
       IF(QUATRY SQ.1) GOTO 643
       >R57(CM) #0
       30%L 699
       PRSI(CH)=3
643
       30%, 699
71
       CALL WITHOR (CH)
       PRSI(CH)=J5
       301U 699
       KTCH=1
81
       CALL KES(CM:JS)
       PRUT(CH)=JS
```

```
CONTINUE
699
       DUCH : EN=1, KOUC
       SDELEJ=COILES(CV)
       EUSI (COILEU)=PRSE(C:)
       COMPINUE
801
       SALL STTOPA
    THEN CHECK WHICH STATE IS TO B
С
       IF (KTCH. EQ. (4) GOTO API
       STAIR=1
       RETURN
       CONTINUE
821
       JCNQ=PRIOCE(I)
       IF(PRICCL(1).EQ. 0) GOTO 831
       STATE=2
       RETURN
       STATE=3
831
       RETURN
       END:
SIBFIC JPPEDK
       SUBROUTINE SERADU(SLOCYC)
C
      THIS SUB. SERVES THE WAIT OF FOR LOWEST WAITT COILS
C
C
        INFO ABOUT THE TIMERS WHICH TIMED-OUT
C
       INTEGER EJ
      · INTEGER CN. COILE J. COILST, PEJ(20), QENTRY, SLOCYC
      INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 VBCS(18), VAODS(16), VBODS(16), KOUKT(18), KTE(18,12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
     3 DIAGNOPA(16), PREEJI99), QPED, QPSD, VALQ(3)),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 INAST(16), OPAST(18), PRST(18)
        CCS) TTIAW, (81) DOD(181) CUY NOISK NNIC
        COMMON VI, V2, TYPE, I NA, CDILES, VACS, VBCS, VADDS, VBODS, KOUKT, KTE,
     1 EJST. EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRIEJ, 2PID, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, OPAST, PRST, JPOWER
C
        SWI-WAITTILL
1
        CN=PRICEL(1)
        KOUSER(CN)=KOUSER(CN)+1
        IP(KOUSER(CN),GT.5) GOTO 451
        COILEJ=COILES(CV)
        COILST#DJST(COIL J)
        V=11+1
        >EJ(N)=COILEJ
        1F(COILST.EQ.8) GOTT 31
       PLSE COILST IS 9 THIS COIL SHOULD DROP DUT NOW
C
        CALL UPOE (CN. 0. DENTRY)
        (F(QENTRY.FQ.1) COFU 34
        EJS:(CDILEJ)≠
        2R5T(Cir)="
        GO U 5
        3J57(C();[:J)≠9
34
        PRST(CH)=3
        GOTH BU
```

```
THIS RELAY TO PICK-UP YOU
C
       CALL UPQUICN, 1, 2 HYLY)
31
       I.F (QUNTRY . E Q. 1) SOTE /
       EJST(CDILEJ)=1
       PR57(CN)=1
       GOTU50
       EJSI(COILEJ)=2
       PRSI(CN)=2
       CONTINUE
50
      NOW ADJUST THE Q BY SHIFTING THE COILS TO LEFT ONE POSITION TILL
C
        THE SHIFTED COIL IS A
C
71
       PRICCE(K) = PRINCE (K+ 1)
       WAITT(K)=WAITT(<+1)
       IF(PRIOCL(K). EQ. ) GOTO 87
       <=K+1
       SOTO 71
      NOW SEE IF THE COIL IN THE FIRST PLACE OF THE ADJUSTED Q
C
       SHOULD ALSO BE SERVICED.
87
       IF(WAITT(1), EQ. 5 WT) GOTO 1
       REDUCE THE WAITT OF THE COILS BY SWT
C
       00056 J=1.20
       IF(PRIDCL(J).EQ. ) GCTD 391
       TW2-(L)TTIAW=(L)TTIAW
      CONTINUE
356
391
      SLUCYC=1
       PRINT399. (PEJ(L).L=1.N)
     FORMAT(//2X,2H*), * RELAY TIME-OUT(EJ=) *,2D(I2,1X))
399
       JPOWER=1
     THIS ENSURES DEFECT OF THESE CONTACT UPDATINGS ON OP IS NOT LOST
       RETURN
451
       PRINTASS, COILEJ
       FORMAT(//15%, *SLOW CYCLING THROUGH TCR(EDGE) = *,
455
     1 12.* OCCURING. ? ROCESSING TERMINATED*)
       SLUCYC#1
       RETURN
       END
SIBFIC JPPEDM
       SUBROUTINE STTOPAL
C.
       THIS SUB. PREPARES THE OPAST ARRAY FOR DUTPUT REPORT
C
       INTEGER OPM, VA, VBAPI, PZ. EJ
       INTEGER V1(99), V2(99), TYPE(99), INA(16), COILES (18), VACS(18),
     1 VBCS(18), VADDS(18), VBDDS(16), KDUKT(18), KTE(18,12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
     3 DIAGN. UPA (16), PRILLJ (99); UPED, QPSD, VALQ(3:),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCE(20), KOUSER(18),
      5 INAST(16), OPAST(16), PRST(18)
        DIMENSION PUD(13), DOC(18), WAITT(20)
       COMMON VI, V2, TYPE J HA, COLLES, VACS, VACOS, VACOS, VBODS, KOUKT, KTE,
     1 EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUGP, KOUDD, KOUC, MAKE J,
     2 MANY, OPA, PRICU, JPTO, QPSO, VALQ, VNTEJ, EVNTST, KOUSC, NEVE, PRIDCL,
     3 KOUSER, WAITT, INAST, SPAST, PAST, JPOWER
        FIRST SETTLE 03:0
C
        DO 9 OPM=1,KOUDD
        VA=VADDS(CPN)
        VB=VBCDS(OPN)
```


```
CALL PATH(VA. 01, 01)
       IFIPIOTO ON SOTO
       SALL PATH(VB, 02, PE)
       IF(P2.EQ.O) GOTO 11
      ELS- THIS DO IS ON
C
       JPAST(OPN)=1
       30TU 45
       JPAST(OPH)=0
1.1
       = J=OPA(OPN)
45
       EUST(EU)=OPAST(JPN)
       CONTINUE
49
       THEN SETTLE ADDITIONAL OP, S IF ANY
C
       IF(KOUOP.EQ.KOUDD) GOTO 99
       VEX = KOUDD+1
       DO79 OPN=NEXT.KJUOP
       EJ=OPA(OPN)
       JPAST(OPM)=EJST(EJ)
79
       CONTINUE
99
       RETURN
        END
SIBFTC JPP DN
       SUBROUTINE UPISTA
C
     THIS SUB IMPLANTS THE IMPUT EVENT INTO THE SYSTEM AND
C
      PREPARES COE INAST ARRAY FOR OUTPUT REPORT
C
C
        INTEGER EJUS
      INTEGER VI(99), V2(99), TYPE(99), INA(16), COILES(18), VACS(18),
     1 VBCS(18), VADDS(16), V8DDS(16), KDUKT(18), KTE(18,12),
     2 EJST(99), EXCASE(18), ADD(20), NEBAR(99,8),
      3 DIAGN, OPA(16), PRLEJ(99), QPED, QPSD, VALQ(30),
      4 EVNTED(16), EVNTST(16), KBUSC(18), PRIDCL(20), KOUSER(18),
      5 INAST(16), OPAST(16), PRST(18)
        DIMENSION PUD(18), DOD(18), WAITT(20)
        COMMON VI, V2, TYPE, INA, CELLES, VACS, VBCS, VACOS, VBDDS, KOUKT, KTE,
       EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DDD, KOUIN, KOUDP, KOUDD, KOUC, MAXEJ,
      2 MANY, OPA, PRIEJ, 1980, QPSD, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
      3 KOUSER, WAITT, INAST, CPAST, PRST, JPOWER
       FIRST FIND THE COUNT KE OF IMPUT CHANGES
C
        DOIL J=1:16
        1 F ( VN | EJ (J ) + EQ . | ) GO TO 21.
        CONTINUE
11
        KE=16
        3070 31
        KE=J-1
      THEN DETERMINE THE INA NUMBER AND IF FOUND
C
       IMPLANT STATES IN LIST ' THAST
C
C
        og59 J=1,6KE
31
       (L)LETANNEROUS.
        DOOG K#1, KOUIN
        IF(INA(K) aNE a EJJS) GUTD 45
      ELSE K IS THE INA HUMBER FOR THIS INPUT EDGE
        EUS7 (EUUS)=: VNT37 (U)
        IMAST(K)= VINTST(J)
        3070 59
        1 F(K. EU. KOUINI 30 1 N.
45
        COMPLANUE
```

```
CONTINUE
59
        RETURN
       PRINT85, NEVE, EJJS
81
       FORMAT(//15X, *REFER EVENT NO. *, 12,
85
     1 *) & EJ=*, 12, *IS DUT AN INPUT EJ. PROCESSING TERMINATED. *)
       END
SIBETC JPP OP
       SUBROUTINE UP QE (.CN, ST, QENTRY)
C
C
    THIS SUBROUTINE UPDATESCONTACTS ON A CHNGE OF COIL STATUS
C
C
   AND PUTS THE COIL IN TRANSIENT, S Q IF ANY CNIACTS ARE PUT IN
C
      TRANSIENT STATE
C
        INTEGER QENTRY, EJ.ST.CN
       INTEGER V1(99), 12199), TYPE(99), INA(16), COILES(18), VACS(18),
     1 V8CS(18), VAODS(16), VBODS(16), KJUKT(18), KTE(18, 12),
     2 EJST(99), EMCASE(18), ADJ(20), NEBAR(99,8),
     3 DIAGN, UPA(16), PRLEJ (99), QPED, QPSD, VALQ(30),
     4 EVNTEJ(16), EVNTST(16), KOUSC(18), PRIOCL(20), KOUSER(18),
     5 INAST(16), OPAST(16), PRST(10)
        OIMENSION PUD(19), DOD(18), WAITT(20)
        COMMON VI, V 2, TY = 1 NA, COILES, VACS, V8CS, VAODS, VBODS, KOUKT, KTE,
     1 EJST, EXCASE, ADD, NEBAR, DIAGN, PUD, DOD, KOUIN, KOUOP, KOUOD, KOUC, MAXEJ,
     2 MAXV, OPA, PRLEJ, QPED, QPSO, VALQ, EVNTEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER. WAITT. INA ST. OPAST. PRST. JPOWER
C
        DENIRY#
        MAXKT=KOUKT (CN)
        DO99 KTN=1, MAXKT
        EJ=KTE(CM,KIN)
        JT = IYP(IJ)
        IF(((SToEQo1)oAyDo((JToEQo2)oDRo(JToEQo3)oDRo(JToEQo4)))oDRo
     1 ((ST.EQ.D).AND.((JT.EQ.1).OR.(JT.EQ.3).OR.(JT.EQ.4)))) GOTO 1
        EJST(FJ)=1
        GOTO 2
       EJS (EJ)≖0
      CHECK IF ONE OF THE TRANSFER CONTACTS HAS BEEN FOUND
C
C
        1F(J).L.2) 30T) 99
2
        DEMIRY=1
        CONTINUE
qq
        RETURN
        END
SIBFIC JPPLDO
        SUBFOUTINE WITHDE (IN)
       THIS SUB. REMOVES COIL ON FROM THE WAIT-Q AND READJUSTS THE Q
Ċ
        INTEGER CH
        INTEGER V1(99), V2(99), TYPE(99), INA(16), CDILES(18), VACS(18),
       VBCS(18), VADDS(16), VBDDS(16), KOUKT(18), KTE(18, 12),
      2 EUST(99), EXCASE(18), ADE(20), NEBAR(99,8),
      3 DIAGN, OPALIS), PRULJ(99), QPED, QPSD, VALQ(30),
      4 EVHTEJ(16), EVHTSTN 6), KOUSC(18), PRIDCL(20), KOUSER(18),
      S INAST (16), OFAST (10), PRS (16)
        DIM NSION PUD(13), DOD(10), MAITT(20)
        COMMON VI, V2, TYPE, EMA, COILES, VECS, VECS, VACOS, VECOS, KOUKT, KTE,
```

```
1 EJ. , MCASE, ADD, MIBER DE SO PUD, DOD, KOUIN, KOUDP, KOUDD, KOUC, MAXEJ,
     2 MANY, OPA, PRIEJ, DE O, NESE, VALU, I VETEJ, EVNTST, KOUSC, NEVE, PRIOCL,
     3 KOUSER, WAITT, INAST, WPAST, PRST, JPOWER.
C
         IT IS COMMAIN FRAT WE WILL LOCATE ON BEFORE OR AT J=18 HENCE VALUE OF J WILL BE AVAILABLE DUTSIDE ON LOOP DUE TO
C
C
C
            ABNORMAL EXET
        003 J=1,20
        IF(PRIOCL(J). EU: DA) COTO 11
       CONTINUE
3
        CONTINUE
11
        IN IS SITTING AT RESIDENCE I REMOVE IT FROM THERE . ADJUST Q
C
        DOLS K=J,19
        PRIOCL(K)=PRIOC_(K+I)
        WAITT(K)=WAITT((+1)
        IF(PRIOCL(K), EQ. 3) GCTO 99
        CONTINUE
       CONTINUE
       RETURN
        END
```

Date Slip

This book is to be returned on the date last stamped



CSP-1979-M-DIX-COM